My Inquiry
My Account
Texas Instruments LT1054CDWG4
- Part No.:
- LT1054CDWG4
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LT1054CDWG4.pdf
- Description:
- IC REG CHRG PUMP ADJ/3.5V 16SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:2,602
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1054CDWG4 from Texas Instruments is a bipolar switched-capacitor voltage converter with integrated regulation, configured as a negative voltage inverter/regulator. It delivers 100 mA output current with 1.1 V typical voltage loss at full load, operates from 3.5 V to 15 V input, and features an internal 2.5 V reference and shutdown control via FB/SD pin - used in RS-232 interface power supplies and data acquisition systems.
For engineers reviewing the LT1054CDWG4 datasheet, LT1054CDWG4 pinout, LT1054CDWG4 application, or LT1054CDWG4 equivalent, key selection criteria include regulated negative output capability, external oscillator synchronization support, shutdown quiescent current of 100 µA, adaptive-switch drive for efficiency optimization, and compatibility with tantalum capacitor networks for low-ESR operation.
Technical Context
The LT1054CDWG4 implements a charge-pump topology with internal PNP switch drivers and a precision error amplifier referenced to a trimmed 2.5 V bandgap source. Its adaptive-switch drive dynamically adjusts conduction timing to maintain efficiency across 10 mA–100 mA load range.
Regulation is achieved via external resistor divider feedback to the FB/SD pin, enabling programmable negative outputs (e.g., −5 V) while rejecting input voltage and load current variations. The internal 25 kHz oscillator can be synchronized or adjusted externally using the OSC pin, with frequency tunable between 15 kHz and 35 kHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 100 mA maximum regulated output - supports moderate-power analog rails and interface supplies. |
| Voltage loss | 1.1 V typical at 100 mA - determines minimum input headroom needed for target negative output (e.g., VCC ≥ |VOUT| + 1.1 V). |
| Input voltage range | 3.5 V to 15 V - enables direct use from 5 V or 12 V system rails without pre-regulation. |
| Oscillator frequency | 25 kHz nominal, adjustable 15–35 kHz - balances switching loss vs. capacitor size; optimized for minimal voltage loss. |
| Reference voltage | 2.5 V ±0.1 V - stable internal reference for feedback networks; temperature-compensated to minimize output drift. |
| Shutdown current | 100 µA typical - reduces system standby power when FB/SD pin is grounded. |
| Operating temperature | 0°C to 70°C - commercial-grade rating suitable for industrial and embedded control environments. |
Pinout & Package
LT1054CDWG4 is housed in a 16-pin SOIC (DW package), 10.30 mm × 10.30 mm body size, with thermal resistance RθJA = 57°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB/SD (Pin 3) | Error amplifier inverting input / shutdown control | Pull below ≈0.45 V to enter 100 µA shutdown; connect external resistor divider for regulated output voltage setting. |
| CAP+ (Pin 4) | Positive terminal of flying capacitor | Connects to one side of external 2.2 µF ceramic or low-ESR capacitor used in charge-transfer cycle. |
| GND (Pin 5) | Ground reference | Primary return path for all internal circuits and external capacitors; must be low-impedance connection. |
| CAP− (Pin 6) | Negative terminal of flying capacitor | Connects to opposite side of flying capacitor; forms charge-transfer path with CAP+ and internal switches. |
| VOUT (Pin 11) | Regulated negative output | Delivers stabilized inverted voltage (e.g., −5 V); requires 100 µF low-ESR output capacitor for ripple suppression. |
| VREF (Pin 12) | 2.5 V precision reference output | Provides stable bias for feedback network; limited to ≤60 µA load to maintain accuracy. |
| OSC (Pin 13) | Oscillator control | Accepts external capacitor or clock signal to adjust/synchronize switching frequency between 15–35 kHz. |
| VCC (Pin 14) | Positive supply input | Accepts 3.5–15 V DC; powers internal logic, reference, and switch drivers - no reverse polarity protection. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated regulation with external feedback | Enables precise, load- and line-stable negative outputs (e.g., −5.0 V ±25 mV) without external op-amps or references. |
| Adaptive-switch drive architecture | Optimizes conduction timing across 10–100 mA load range, maintaining >85% efficiency without manual tuning. |
| External oscillator synchronization | Allows noise-sensitive systems to lock switching to master clock, eliminating beat frequencies and EMI peaks. |
| Parallel operation support | Multiple LT1054CDWG4 devices can share load by connecting VOUT, CAP+, CAP−, and GND - increases current capacity beyond 100 mA. |
| Pin-to-pin compatibility with LTC1044/ICL7660 | Permits drop-in replacement in legacy designs using older charge-pump ICs, preserving PCB layout and BOM. |
Applications
| RS-232 Transceiver Power Supply | Data Acquisition System Bias Rail |
|---|---|
Use Scenario: Generating isolated −5 V and +5 V rails for MAX232-level RS-232 transceivers in industrial PLC I/O modules. IC Role / Device Role / Timing Role: Negative voltage inverter/regulator providing stable, low-noise −5 V supply referenced to system ground. Use Value: Eliminates need for isolated DC/DC converters; achieves <±25 mV line/load regulation over 3.5–12 V input range. |
Use Scenario: Supplying dual-rail analog front-end for 16-bit ADCs in portable test equipment requiring clean ±5 V reference voltages. IC Role / Device Role / Timing Role: Regulated negative charge-pump generator delivering low-ripple −5 V to ADC bias and op-amp rails. Use Value: Reduces output ripple to <15 mVPP with 100 µF tantalum COUT, supporting <90 dB SNR performance. |
| Negative Voltage Doubler | Programmable Analog Signal Conditioning |
Use Scenario: Creating −10 V from 5 V rail for op-amp offset nulling in high-precision instrumentation amplifiers. IC Role / Device Role / Timing Role: Configured as voltage doubler with external diode and capacitor network to double magnitude of inverted output. Use Value: Delivers up to −9.2 V at 50 mA with <1.6 V total voltage loss - avoids transformer-based solutions in space-constrained layouts. |
Use Scenario: Providing user-adjustable negative bias for programmable-gain instrumentation amplifiers in medical sensor interfaces. IC Role / Device Role / Timing Role: Regulated negative supply with FB/SD pin controlled by DAC output to dynamically shift output voltage (e.g., −3 V to −7 V). Use Value: Enables real-time gain calibration without hardware changes; maintains <0.5% output accuracy over temperature. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar switched-capacitor voltage converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1054CN8#PBF | 8-pin PDIP package; RθJA = 85°C/W; same electrical specs and pinout mapping for Pins 1–8. | Suitable for prototyping and through-hole assembly; higher thermal resistance limits continuous 100 mA operation above 40°C ambient. | Select LT1054CN8#PBF only for lab evaluation or low-power (<50 mA), low-ambient-temperature use cases. |
| LTC1044CSW#PBF | No internal regulation; fixed −VIN output; 10 mA max output; 45 kHz oscillator; SO-16 pin-compatible but FB/SD, VREF, and OSC functions absent. | Applicable only for unregulated inversion where precision and load stability are not required - e.g., LCD bias generation. | Choose LTC1044CSW#PBF only when regulation, shutdown, or >10 mA output are unnecessary; not a functional substitute for LT1054CDWG4. |
Compared with LT1054CN8#PBF, the LT1054CDWG4 offers superior thermal performance (57°C/W vs. 85°C/W) enabling full 100 mA operation up to 70°C ambient; compared with LTC1044CSW#PBF, it adds regulation, shutdown, and 10× output current - making it suitable for precision analog and interface power where stability is critical.
Availability
LT1054CDWG4 is available at Aetrix Electronics and suitable for industrial communications (RS-232), data acquisition systems, and analog signal conditioning requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LT1054CDWG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor leader specializing in analog, embedded processing, and power management technologies, with decades of heritage in precision analog IC design.
The LT1054CDWG4 belongs to TI's legacy linear power management portfolio, engineered specifically for compact, efficient generation of regulated negative voltages in space-constrained analog and interface subsystems.
FAQ
What is the maximum output current capability of the LT1054CDWG4?
The LT1054CDWG4 delivers up to 100 mA of regulated output current under recommended operating conditions (VCC = 3.5 V to 15 V, TA = 0°C to 70°C). This rating assumes proper thermal management - with its SOIC-16 package (RθJA = 57°C/W), sustained 100 mA operation requires ambient temperatures ≤65°C to avoid exceeding the 125°C maximum junction temperature. Derating is necessary above that point.
How does the LT1054CDWG4 achieve output voltage regulation?
The LT1054CDWG4 achieves regulation using an internal 2.5 V reference and error amplifier. The FB/SD pin serves as the inverting input to this amplifier; connecting an external resistor divider between VOUT and GND sets the regulated output voltage (e.g., −5 V with R1 = 20 kΩ, R2 = 102.6 kΩ). The amplifier drives internal PNP switches to maintain VOUT stability against input voltage and load current variations.
Can the LT1054CDWG4 be synchronized to an external clock?
Yes, the LT1054CDWG4 supports external oscillator synchronization via the OSC pin (Pin 13). An open-collector gate or NPN transistor can drive this pin at the desired system clock frequency. A 20 kΩ pull-up to VREF is recommended. Synchronization eliminates switching-frequency beat notes and reduces conducted EMI - critical in mixed-signal systems where noise coupling must be minimized.
What capacitor types and values are recommended for LT1054CDWG4 designs?
For LT1054CDWG4, use low-ESR solid tantalum capacitors: 10 µF (CIN), 100 µF (COUT), and 0.002 µF (C1 for frequency compensation). Ceramic capacitors may be substituted for CIN if ESR < 0.5 Ω. Avoid aluminum electrolytics for CIN due to high ESR - their effective impedance is multiplied by ~4 in the charge-transfer path, increasing voltage loss and ripple significantly.
Is the LT1054CDWG4 pin-compatible with older charge-pump ICs?
Yes, the LT1054CDWG4 is explicitly designed as a pin-to-pin upgrade for the LTC1044 and ICL7660 families in SOIC-16 packages. Pin mappings for VCC, GND, CAP+, CAP−, VOUT, OSC, and VREF align directly. However, LT1054CDWG4 adds FB/SD and VREF functionality - unused pins on legacy parts become active, enabling regulation and shutdown not available in earlier devices.
LT1054CDWG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Function:
- Ratiometric, Step-Up
- Output Configuration:
- Positive or Negative
- Topology:
- Charge Pump
- Output Type:
- Adjustable (Fixed)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 3.5V (-Vin, 2Vin)
- Voltage - Output (Max):
- 26.4V
- Current - Output:
- 100mA
- Frequency - Switching:
- 25kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
LT1054CDWG4 FAQ
1.How can I place an order for LT1054CDWG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1054CDWG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1054CDWG4 reliable?
The price and inventory of LT1054CDWG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1054CDWG4 is usually 5 days.
3.What payment methods are accepted for LT1054CDWG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1054CDWG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1054CDWG4?
LT1054CDWG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1054CDWG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1054CDWG4?
For technical support, including LT1054CDWG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1054CDWG4 requirements.
6.How does Aetrix verify that LT1054CDWG4 is sourced from the original manufacturer or authorized distributors?
All LT1054CDWG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1054CDWG4 meets industry standards.
7.What is the process for return or replacement of LT1054CDWG4?
All LT1054CDWG4 units undergo pre-shipment inspection (PSI). If there is an issue with LT1054CDWG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1054CDWG4 part is unused and in its original packaging.
Return procedure for LT1054CDWG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1054CDWG4 Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
