Texas Instruments LT1054CDWRE4
- Part No.:
- LT1054CDWRE4
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LT1054CDWRE4.pdf
- Description:
- IC REG CHRG PUMP ADJ/3.5V 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,431
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1054CDWRE4 from Texas Instruments is a bipolar switched-capacitor voltage converter with integrated regulation, configured as a negative voltage inverter/regulator. It delivers up to 100 mA output current with 1.1 V typical voltage loss at full load, operates from 3.5 V to 15 V input, and features an internal 2.5 V reference and shutdown control via FB/SD pin - used in RS-232 power supplies and data acquisition bias rails.
For engineers reviewing the LT1054CDWRE4 datasheet, LT1054CDWRE4 pinout, LT1054CDWRE4 application, or LT1054CDWRE4 equivalent, key selection criteria include regulated −5 V output capability, external resistor-programmable feedback, oscillator synchronization support, and SOIC-16 thermal performance (RθJA = 57 °C/W).
Technical Context
The LT1054CDWRE4 implements adaptive-switch drive for efficiency optimization across 10 mA–100 mA loads and uses a charge-pump topology with internal PNP switches and error amplifier feedback. Its functional block includes a 25 kHz nominal oscillator, 2.5 V reference output, and dual-mode FB/SD pin supporting both regulation (error amp inverting input) and shutdown (threshold ≈0.45 V).
Regulation is achieved by connecting an external resistive divider between VOUT and GND, with FB/SD tied to the divider midpoint - enabling stable −5 V output despite ±25 mV input regulation and ±50 mV load regulation. Shutdown reduces supply current to 100 µA while discharging external capacitors through the load.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output current | 100 mA maximum regulated output - sufficient for dual-rail RS-232 transceivers and low-power ADC biasing. |
| Voltage loss | 1.1 V typical at 100 mA - defines minimum input headroom needed for target output (e.g., 6.1 V min for −5 V out). |
| Input range | 3.5 V to 15 V - supports wide industrial supply rails including 5 V, 9 V, and 12 V systems. |
| Oscillator frequency | 15–35 kHz adjustable - allows EMI tuning and external synchronization via OSC pin. |
| Reference voltage | 2.5 V ±0.1 V - provides precision feedback node for resistor-divider-based output programming. |
| Shutdown current | 100 µA typical - enables low-power sleep modes in portable instrumentation and sensor nodes. |
| Operating temperature | 0°C to 70°C - commercial-grade rating suitable for non-automotive embedded applications. |
Pinout & Package
LT1054CDWRE4 is housed in a 16-pin SOIC (DW package), 10.30 mm × 10.30 mm body size, with 0.050-inch lead pitch and exposed pad not present. Pin 1 is marked by beveled corner; pins 1, 2, 7, 8, 9, 10, 15, and 16 are no-connect (NC) internally.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB/SD (Pin 3) | Error amplifier inverting input / shutdown control | Pull ≤0.45 V to enter 100 µA shutdown; connect to R1–R2 divider for regulated output voltage setting. |
| CAP+ (Pin 4) | Positive terminal of flying capacitor CIN | Connects to + side of 10 µF tantalum flying cap; carries ~2× output current during charge phase. |
| GND (Pin 5) | Power and signal ground reference | Common return for VCC, CAP−, CAP+, and load; must be low-impedance for ripple suppression. |
| CAP− (Pin 6) | Negative terminal of flying capacitor CIN | Connects to − side of flying cap; alternately charged/discharged to generate inverted voltage. |
| VOUT (Pin 11) | Regulated negative output | Delivers −5 V (or other programmed value) to load; requires 100 µF low-ESR output capacitor. |
| VREF (Pin 12) | 2.5 V precision reference output | Stable reference for feedback network; max 60 µA sink current recommended for regulation accuracy. |
| OSC (Pin 13) | Oscillator timing and sync input | Accepts external cap for frequency adjustment or open-collector clock for system-level synchronization. |
| VCC (Pin 14) | Positive supply input | 3.5–15 V DC input; powers internal circuitry and switch drivers; bypass with 0.1 µF ceramic near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated regulation | Eliminates need for external LDO or op-amp feedback loop - achieves ±25 mV line regulation and ±50 mV load regulation with simple resistor divider. |
| Adaptive-switch drive | Optimizes conduction efficiency across 10–100 mA load range - maintains <1.6 V voltage loss even at full rated current. |
| External oscillator sync | Enables EMI reduction or deterministic timing alignment by synchronizing switching to host MCU clock or system timing reference. |
| Parallel operation support | Allows multiple LT1054CDWRE4 units to share load - increases total output current beyond 100 mA while maintaining regulation stability. |
| Pin-to-pin compatibility | Direct replacement for LTC1044 and ICL7660 in SOIC-16 footprint - simplifies upgrade paths without PCB redesign. |
Applications
| Industrial RS-232 Interface | Data Acquisition Bias Supply |
|---|---|
|
Use Scenario: Generating isolated −5 V and +5 V rails for MAX232-level RS-232 transceivers in PLC I/O modules. IC Role / Device Role / Timing Role: Negative voltage inverter/regulator providing stable −5 V output referenced to system ground. Use Value: Enables single-supply 5 V microcontroller to drive true RS-232 levels without transformer or inductor-based solutions. |
Use Scenario: Supplying precision negative bias to op-amps and ADC reference buffers in 16-bit analog front-ends. IC Role / Device Role / Timing Role: Regulated charge-pump voltage source delivering low-noise −5 V with <50 mV load regulation. Use Value: Maintains ADC offset accuracy and op-amp common-mode range under varying sensor load conditions. |
| Voltage Inverter for Sensor Excitation | Negative Voltage Doubler |
|
Use Scenario: Powering piezoelectric sensor bias circuits requiring clean −10 V excitation in portable test equipment. IC Role / Device Role / Timing Role: Configured as inverting regulator with R1/R2 feedback to deliver −10 V from 12 V input. Use Value: Achieves precise, ripple-controlled negative rail without magnetic components - critical for low-EMI handheld devices. |
Use Scenario: Doubling negative output (e.g., −10 V from 5 V input) for CCD driver stages in optical inspection systems. IC Role / Device Role / Timing Role: Operated in unregulated doubler mode using external capacitor network and no feedback. Use Value: Delivers higher negative voltage at reduced current (≤50 mA), avoiding cost/size penalty of boost converters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar switched-capacitor voltage converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC1044CSW#PBF | No internal reference or regulation; fixed inverter only; 10 mA max output; 12 V max VCC | Suitable only for unregulated inversion; cannot program output voltage or achieve 100 mA load. | Select when cost-sensitive, low-current, non-regulated inversion suffices and SOIC-16 footprint is required. |
| MAX680CPA+ | CMOS process; 100 mA output; no internal reference; requires external op-amp for regulation; 6.5 V max VCC | Lacks integrated error amplifier - regulation demands external components and board area. | Choose for lower quiescent current (120 µA) and better efficiency below 10 mA, but accept added design complexity. |
Compared with LTC1044CSW#PBF and MAX680CPA+, the LT1054CDWRE4 uniquely integrates regulation, 100 mA capability, and 15 V input support in one SOIC-16 device - reducing BOM count and layout area for precision negative rail generation.
Availability
LT1054CDWRE4 is available at Aetrix Electronics and suitable for industrial communications (RS-232), data acquisition bias supplies, and voltage inverter applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LT1054CDWRE4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company headquartered in Dallas, Texas, designing analog ICs, embedded processors, and connectivity solutions for industrial, automotive, and consumer markets.
The LT1054CDWRE4 belongs to TI's legacy linear power management portfolio, engineered specifically for high-current, regulated charge-pump voltage conversion in space-constrained, inductor-free designs.
FAQ
What output voltage can the LT1054CDWRE4 regulate?
The LT1054CDWRE4 regulates negative output voltages determined by an external resistor divider connected to its FB/SD pin and VREF pin. With VREF = 2.5 V nominal, a standard configuration using R1 = 20 kΩ and R2 = 102.6 kΩ yields −5 V output. Other values (e.g., −10 V) are achievable by recalculating R2 per the formula VO = −VREF × (1 + R2/R1). The LT1054CDWRE4 itself does not fix output voltage - it enables programmable regulation within its 3.5–15 V input range.
How does the LT1054CDWRE4 achieve regulation without an external op-amp?
The LT1054CDWRE4 integrates a precision 2.5 V reference and error amplifier internally. The FB/SD pin serves as the inverting input to this amplifier, comparing the divided output voltage against VREF. The amplifier drives internal PNP switches to adjust charge transfer, maintaining regulation. No external op-amp is needed - only two resistors (R1, R2) and proper capacitor selection (CIN = 10 µF, COUT = 100 µF) are required for stable −5 V operation per the LT1054CDWRE4 datasheet Figure 15.
Can the LT1054CDWRE4 be synchronized to an external clock?
Yes, the LT1054CDWRE4 supports external oscillator synchronization via its OSC pin (Pin 13). An open-collector gate or NPN transistor can drive this pin at the desired system clock frequency, allowing deterministic switching alignment. A 20 kΩ pull-up to VREF is recommended. This capability helps reduce EMI in noise-sensitive applications like medical data acquisition - a feature not available in basic charge pumps such as the ICL7660.
What is the thermal performance of the LT1054CDWRE4 in SOIC-16 package?
The LT1054CDWRE4 in DW (SOIC-16) package has a junction-to-ambient thermal resistance (RθJA) of 57 °C/W, significantly lower than the 85 °C/W of the PDIP-8 variant. At 100 mA output into −5 V with 12 V input, power dissipation reaches ~940 mW - resulting in ~53 °C junction rise above ambient. Adequate copper pour and airflow are recommended to maintain operation within the 0°C to 70°C ambient range specified for the LT1054CDWRE4.
Is the LT1054CDWRE4 pin-compatible with older versions like LT1054CN8?
No - the LT1054CDWRE4 (SOIC-16) is not pin-compatible with LT1054CN8 (PDIP-8). Pin counts, layouts, and functions differ: the SOIC-16 version relocates VOUT to Pin 11, VREF to Pin 12, and adds NC pins, while the PDIP-8 places VOUT at Pin 5 and VREF at Pin 6. However, the LT1054CDWRE4 is pin-to-pin compatible with LTC1044CSW#PBF and other SOIC-16 switched-capacitor converters sharing the same footprint and pin function mapping.
LT1054CDWRE4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Discontinued at Digi-Key
- Function:
- Ratiometric, Step-Up
- Output Configuration:
- Positive or Negative
- Topology:
- Charge Pump
- Output Type:
- Adjustable (Fixed)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 3.5V (-Vin, 2Vin)
- Voltage - Output (Max):
- 26.4V
- Current - Output:
- 100mA
- Frequency - Switching:
- 25kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
LT1054CDWRE4 FAQ
1.How can I place an order for LT1054CDWRE4 through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1054CDWRE4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1054CDWRE4 reliable?
The price and inventory of LT1054CDWRE4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1054CDWRE4 is usually 5 days.
3.What payment methods are accepted for LT1054CDWRE4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1054CDWRE4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1054CDWRE4?
LT1054CDWRE4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1054CDWRE4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1054CDWRE4?
For technical support, including LT1054CDWRE4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1054CDWRE4 requirements.
6.How does Aetrix verify that LT1054CDWRE4 is sourced from the original manufacturer or authorized distributors?
All LT1054CDWRE4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1054CDWRE4 meets industry standards.
7.What is the process for return or replacement of LT1054CDWRE4?
All LT1054CDWRE4 units undergo pre-shipment inspection (PSI). If there is an issue with LT1054CDWRE4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1054CDWRE4 part is unused and in its original packaging.
Return procedure for LT1054CDWRE4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1054CDWRE4 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

