Texas Instruments LT1054CPG4
- Part No.:
- LT1054CPG4
- Manufacturer:
- Texas Instruments
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
LT1054CPG4.pdf
- Description:
- IC REG CHARG PUMP ADJ/3.5V 8PDIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,636
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1054CPG4 from Texas Instruments is a bipolar switched-capacitor voltage converter with integrated regulation, configured as a negative voltage generator. It delivers up to 100 mA output current with 1.1 V typical voltage loss at full load, operates from 3.5 V to 15 V input, and features an internal 2.5 V reference and external shutdown via FB/SD pin - used in RS-232 interface power supplies and data acquisition bias rails.
For engineers reviewing the LT1054CPG4 datasheet, LT1054CPG4 pinout, LT1054CPG4 application, or LT1054CPG4 equivalent, key selection criteria include regulated negative output capability, oscillator synchronization support, shutdown quiescent current (100 µA), adaptive-switch drive efficiency, and compatibility with tantalum capacitor networks for low-ESR operation.
Technical Context
The LT1054CPG4 implements a charge-pump topology with internal PNP switch control driven by an error amplifier comparing FB/SD voltage against a 2.5 V reference. Its adaptive-switch drive dynamically adjusts conduction timing to maintain regulation across 10 mA–100 mA loads while minimizing voltage loss.
It integrates a 25 kHz nominal oscillator with external synchronization capability via the OSC pin, supports parallel operation for higher current, and uses dual external capacitors (CAP+ and CAP−) to implement voltage inversion or regulation - with feedback resistor networks enabling programmable negative outputs such as −5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 100 mA max - sufficient for powering RS-232 transceivers or op-amp bias rails without external pass devices. |
| Voltage Loss | 1.1 V typ at 100 mA - defines minimum input-to-output differential required for regulation (e.g., ≥6.1 V input for −5 V output). |
| Input Range | 3.5 V to 15 V - supports single-supply systems including 5 V and 12 V rails without pre-regulation. |
| Oscillator Freq | 15–35 kHz - adjustable via OSC pin; optimized for minimal switching and conduction losses in standard configurations. |
| Reference Voltage | 2.5 V ±0.25 V - stable internal reference enabling precise resistor-divider-based output programming (e.g., R1=20 kΩ, R2=102.6 kΩ for −5 V). |
| Shutdown Current | 100 µA typ - enables low-power sleep modes in battery-backed instrumentation or portable comms gear. |
| Regulation Accuracy | ±25 mV line/load regulation - ensures stable negative rail under varying input and load conditions in analog front-ends. |
Pinout & Package
LT1054CPG4 is housed in an 8-pin PDIP package (9.50 mm × 6.35 mm), rated for 0°C to 70°C operation. Pin functions are validated per TI SLVS033G Rev G.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB/SD (Pin 1) | Error amp in / shutdown control | Pull ≤0.45 V to disable switching and reduce ICC to 100 µA; connect to resistor divider for regulated output voltage setting. |
| CAP+ (Pin 2) | Positive charge pump node | Connects to positive terminal of flying capacitor (CIN) - carries ~2× output current during charge phase. |
| GND (Pin 3) | Power and signal reference | Common return for VOUT, VREF, and external capacitors; must be low-impedance to minimize ripple coupling. |
| CAP− (Pin 4) | Negative charge pump node | Connects to negative terminal of flying capacitor (CIN) - alternately charged/discharged to generate inverted voltage. |
| VOUT (Pin 5) | Regulated negative output | Delivers stabilized negative voltage (e.g., −5 V); connects to load and output capacitor COUT (100 µF tantalum typical). |
| VREF (Pin 6) | 2.5 V precision reference | Provides stable reference for feedback network; limited to ≤60 µA sink current to maintain accuracy. |
| OSC (Pin 7) | Oscillator control | Accepts external capacitor or clock signal to adjust/synchronize switching frequency between 15–35 kHz. |
| VCC (Pin 8) | Positive supply input | Primary power input (3.5–15 V); powers internal circuitry and charge pump switches - not connected to GND internally. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated regulation | Enables programmable negative outputs (e.g., −5 V, −12 V) using only two external resistors - eliminates need for post-regulator LDOs. |
| Adaptive-switch drive | Dynamically optimizes switch timing across 10–100 mA load range, maintaining <1.6 V voltage loss without external compensation. |
| External oscillator sync | Allows synchronization to system clock or adjustment of switching frequency to avoid EMI bands or optimize capacitor size. |
| Parallel operation support | Multiple LT1054CPG4 units can be synchronized and interleaved to double output current while reducing ripple amplitude. |
| Low shutdown current | 100 µA quiescent draw in shutdown enables use in always-on monitoring circuits with battery backup or energy harvesting. |
Applications
| Industrial RS-232 Interfaces | Data Acquisition Bias Rails |
|---|---|
Use Scenario: Generating isolated −5 V and +5 V rails from a single 5 V supply for RS-232 transceivers in PLC backplanes. IC Role / Device Role / Timing Role: Negative voltage generator providing regulated −5 V output referenced to local ground, synchronized to system clock to suppress conducted EMI. Use Value: Eliminates need for isolated DC/DC converters; achieves <±25 mV regulation over temperature and line variations using 20 kΩ/102.6 kΩ feedback divider. |
Use Scenario: Supplying clean, low-noise −5 V bias for precision ADC reference buffers and op-amp input stages in 16-bit DAQ modules. IC Role / Device Role / Timing Role: Regulated negative charge pump delivering stable rail with <10 mV p-p ripple when paired with 100 µF solid tantalum COUT. Use Value: Maintains ADC effective resolution by limiting ground bounce and supply-induced offset drift - verified at 100 mA load with 2.5 V reference tracking within ±0.5 mV/°C. |
| Voltage Inverter Circuits | Negative Voltage Doublers |
Use Scenario: Converting +12 V to −12 V for op-amp dual-supply operation in analog signal conditioning front-ends. IC Role / Device Role / Timing Role: Basic inverting charge pump operating in unregulated mode with CAP+, CAP−, and GND connections - no feedback components required. Use Value: Delivers −11.2 V output (1.1 V loss) at 100 mA with <1.5 V p-p ripple using 10 µF/100 µF tantalum capacitor pair - meets ±12 V rail tolerance for rail-to-rail op-amps. |
Use Scenario: Generating −24 V from +12 V input for high-voltage sensor biasing in industrial pressure transmitters. IC Role / Device Role / Timing Role: Configured as negative doubler using external diode and capacitor network - doubles |VIN| while halving available output current. Use Value: Achieves −22.8 V output at 50 mA (1.2 V loss) with 25 kHz oscillator; enables single-supply HV bias without transformer-based solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar switched-capacitor voltage converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1054CN8 | Same electrical specs and pinout, but in plastic DIP-8 with commercial temp range (0°C to 70°C) - identical thermal resistance (RθJA = 85°C/W). | No difference in circuit design or layout; direct substitution where RoHS compliance is not required. | Select LT1054CN8 if lead-free finish is unnecessary and legacy through-hole assembly is preferred. |
| MAX680CPA+ | Higher oscillator frequency (100 kHz), lower max output current (60 mA), no internal reference - requires external feedback network for regulation. | Not suitable for precision −5 V regulation without additional components; better for compact, high-frequency inverters where size > accuracy. | Choose MAX680CPA+ only when board space is constrained and 60 mA output suffices - not a drop-in replacement for LT1054CPG4 regulation use cases. |
Compared with LT1054CN8, LT1054CPG4 offers identical performance with lead-free finish and green molding compound; versus MAX680CPA+, LT1054CPG4 provides built-in 2.5 V reference and 100 mA capability - making it superior for regulated negative rail generation in industrial analog systems.
Availability
LT1054CPG4 is available at Aetrix Electronics and suitable for industrial communications (RS-232), data acquisition bias rails, and voltage inverter circuits requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LT1054CPG4 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management, signal chain, and high-reliability ICs.
The LT1054 product line was designed specifically for efficient, regulated negative voltage generation in space- and cost-constrained analog systems - targeting industrial, instrumentation, and communications applications where transformerless bias rails are essential.
FAQ
What is the maximum output current capability of the LT1054CPG4?
The LT1054CPG4 delivers up to 100 mA of continuous regulated output current at junction temperatures ≤125°C. This rating assumes proper thermal management using the PDIP package's 85°C/W junction-to-ambient thermal resistance and low-ESR external capacitors. At 100 mA, voltage loss remains ≤1.6 V across the 3.5 V–15 V input range, enabling reliable −5 V generation from 6.6 V minimum input.
How does the LT1054CPG4 achieve output voltage regulation?
The LT1054CPG4 achieves regulation using an internal 2.5 V reference and error amplifier. The FB/SD pin serves as the inverting input: connecting a resistor divider from VOUT to GND to FB/SD sets the regulated output (e.g., R1=20 kΩ, R2=102.6 kΩ yields −5 V). The error amplifier drives internal PNP switches to maintain VFB/SD = 2.5 V, adjusting charge transfer to compensate for line and load variations - delivering ±25 mV total regulation error.
Can the LT1054CPG4 be synchronized to an external clock?
Yes, the LT1054CPG4 supports external oscillator synchronization via the OSC pin (Pin 7). Applying a TTL/CMOS clock signal through a 20 kΩ pull-up to VREF enables precise frequency locking. Alternatively, adding a capacitor from OSC to GND lowers frequency, while a small capacitor (5–20 pF) from CAP+ to OSC raises it. This capability allows EMI reduction by aligning switching edges with system timing domains - confirmed in TI SLVS033G Figure 12.
What capacitor types and values are recommended for LT1054CPG4 designs?
Texas Instruments specifies solid tantalum capacitors for optimal LT1054CPG4 performance: 10 µF for CIN (CAP+/CAP− nodes) and 100 µF for COUT (VOUT-to-GND), both rated ≥16 V. Low ESR is critical - CIN ESR contributes quadrupled loss due to 2× switch current, while COUT ESR directly adds step ripple. For cost-sensitive designs, paralleling a 10 µF tantalum with a 100 µF aluminum electrolytic maintains performance while reducing BOM cost.
Does the LT1054CPG4 support parallel operation for higher current?
Yes, the LT1054CPG4 supports parallel operation to increase output current beyond 100 mA. Synchronizing multiple units via shared OSC signals prevents beat-frequency ripple and enables interleaved switching - reducing peak capacitor currents and output ripple amplitude. TI confirms this capability in the "Features" section of SLVS033G and demonstrates layout techniques in Application Note SNVA003. No master-slave configuration is required; all units operate autonomously when synchronized.
LT1054CPG4 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Discontinued at Digi-Key
- Function:
- Ratiometric, Step-Up
- Output Configuration:
- Positive or Negative
- Topology:
- Charge Pump
- Output Type:
- Adjustable (Fixed)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 3.5V (-Vin, 2Vin)
- Voltage - Output (Max):
- 26.4V
- Current - Output:
- 100mA
- Frequency - Switching:
- 25kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
LT1054CPG4 FAQ
1.How can I place an order for LT1054CPG4 through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1054CPG4 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1054CPG4 reliable?
The price and inventory of LT1054CPG4 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1054CPG4 is usually 5 days.
3.What payment methods are accepted for LT1054CPG4?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1054CPG4 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1054CPG4?
LT1054CPG4 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1054CPG4 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1054CPG4?
For technical support, including LT1054CPG4 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1054CPG4 requirements.
6.How does Aetrix verify that LT1054CPG4 is sourced from the original manufacturer or authorized distributors?
All LT1054CPG4 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1054CPG4 meets industry standards.
7.What is the process for return or replacement of LT1054CPG4?
All LT1054CPG4 units undergo pre-shipment inspection (PSI). If there is an issue with LT1054CPG4, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1054CPG4 part is unused and in its original packaging.
Return procedure for LT1054CPG4:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1054CPG4 Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

