Texas Instruments LT1054IDW
- Part No.:
- LT1054IDW
- Manufacturer:
- Texas Instruments
- Package:
- 16-SOIC (0.295", 7.50mm Width)
- Datasheet:
-
LT1054IDW.pdf
- Description:
- IC REG CHRG PUMP ADJ/3.5V 16SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:3,147
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1054IDW from Texas Instruments is a bipolar switched-capacitor voltage converter with integrated regulation, functioning as a negative voltage generator or regulated charge pump. It delivers up to 100 mA output current with typical voltage loss of 1.1 V at 100 mA, operates from 3.5 V to 15 V input, and provides a 2.5 V internal reference for precision feedback. It is used in RS-232 interface supplies requiring stable –5 V rails.
For engineers reviewing the LT1054IDW datasheet, LT1054IDW pinout, LT1054IDW application, or LT1054IDW equivalent, key selection considerations include its regulated negative output capability, shutdown control via FB/SD pin, oscillator synchronization support, and SOIC-16 package compatibility with industrial temperature range (–40°C to 85°C).
Technical Context
The LT1054IDW implements an adaptive-switch drive architecture that dynamically adjusts switching behavior to maintain high efficiency across 10 mA–100 mA load currents. Its internal 25 kHz oscillator can be externally synchronized or tuned using capacitors on the OSC pin, enabling system-level clock alignment and ripple optimization.
Regulation is achieved through an integrated error amplifier with FB/SD serving as both inverting input and shutdown control node. The device uses a bipolar process to achieve low switch resistance and supports external resistor dividers to set precise negative output voltages - e.g., –5 V with R1 = 20 kΩ and R2 = 102.5 kΩ - while maintaining <50 mV output regulation over load variation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 100 mA maximum regulated output - sufficient for powering dual-RS232 transceivers or analog front-end bias rails. |
| Voltage Loss | 1.1 V typical at 100 mA - defines minimum input headroom required for target output (e.g., 6.1 V min for –5 V out). |
| Input Range | 3.5 V to 15 V - supports wide-input industrial and automotive auxiliary rails without external LDO pre-regulation. |
| Oscillator Freq | 15–35 kHz - adjustable via OSC pin; nominal 25 kHz minimizes combined conduction and switching losses. |
| Reference Voltage | 2.5 V ±0.25 V - stable internal reference enables accurate output programming and temperature-compensated regulation. |
| Shutdown Current | 100 µA - enables low-power sleep modes in battery-backed data acquisition systems. |
| Operating Temp | –40°C to +85°C - qualified for industrial and extended-temperature embedded applications. |
Pinout & Package
LT1054IDW is housed in a 16-pin SOIC (DW) package measuring 10.30 mm × 10.30 mm, with exposed pad not present and standard JEDEC MS-013AC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB/SD (Pin 3) | Error amp inverting input / shutdown control | Pulling below ≈0.45 V disables switching and reduces supply current to 100 µA; used with R1/R2 divider to regulate VOUT. |
| CAP+ (Pin 4) | Positive terminal of flying capacitor | Connects to one side of external 2 µF timing capacitor; carries bidirectional 2×IOUT peak current during charge transfer. |
| GND (Pin 5) | Power and signal reference ground | Common return path for all internal circuitry and external capacitors; must be low-impedance for stable regulation. |
| CAP− (Pin 6) | Negative terminal of flying capacitor | Connects to other side of 2 µF flying capacitor; alternately charged/discharged to generate inverted output voltage. |
| VOUT (Pin 11) | Regulated negative output | Delivers stabilized negative voltage (e.g., –5 V) referenced to GND; requires 100 µF low-ESR tantalum output capacitor. |
| VREF (Pin 12) | 2.5 V internal reference output | Provides precision reference for feedback network; max load 60 µA to avoid regulation drift. |
| OSC (Pin 13) | Oscillator control | Allows frequency tuning (via Cext to GND) or external synchronization (via open-collector drive) for EMI reduction. |
| VCC (Pin 14) | Positive supply input | Accepts 3.5–15 V; powers internal logic, drivers, and reference; bypass with 10 µF tantalum near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated regulation | Eliminates need for external op-amp and reference in negative supply designs - reduces BOM count and layout area. |
| Adaptive-switch drive | Maintains >85% efficiency from 10 mA to full 100 mA load by optimizing gate drive strength per current level. |
| External shutdown | Enables system-level power sequencing - FB/SD pin accepts TTL/CMOS-compatible control signals for rapid turn-off. |
| Oscillator synchronization | Prevents beat frequencies in multi-converter systems by locking LT1054IDW switching to master clock (e.g., MCU timer). |
| Parallel operation support | Multiple LT1054IDW units can share load and reduce output ripple when synchronized and phase-shifted. |
Applications
| RS-232 Interface Supply | Data Acquisition Bias Rail |
|---|---|
Use Scenario: Powering MAX232 or similar dual-transceiver ICs in industrial PLC communication modules. IC Role / Device Role / Timing Role: Generates regulated –5 V and +5 V (with companion positive doubler) from single 5 V or 12 V rail. Use Value: Eliminates need for isolated DC/DC or transformer-based negative supplies - reduces cost and EMI emissions. |
Use Scenario: Providing clean, low-noise –5 V bias for 16-bit SAR ADC reference buffers and op-amp signal conditioning stages. IC Role / Device Role / Timing Role: Delivers low-ripple regulated negative rail synchronized to system clock to minimize sampling-time jitter. Use Value: Achieves <50 mV load regulation and <2.5 mV temperature drift over –40°C to 85°C - preserves ADC accuracy. |
| Negative Voltage Doubler | Programmable Negative Regulator |
Use Scenario: Generating –10 V from 5 V microcontroller supply for op-amp rail-to-rail input stages in sensor signal chains. IC Role / Device Role / Timing Role: Configured in voltage-doubling topology with external diodes and capacitors to double magnitude of negative output. Use Value: Supports higher-voltage analog circuits without requiring higher-input primary supply - extends design flexibility. |
Use Scenario: Creating user-adjustable –3 V to –12 V outputs in lab-grade instrumentation using potentiometer-based R1/R2 feedback. IC Role / Device Role / Timing Role: Functions as programmable negative regulator with 2.5 V reference and external resistor network. Use Value: Enables field calibration and multi-range operation without hardware change - improves test equipment versatility. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar switched-capacitor voltage converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1054CDW | Same SOIC-16 package and pinout, but rated for 0°C to 70°C only; 2.5 V reference tolerance ±0.1 V (vs ±0.25 V for I-grade). | Not suitable for extended-temperature industrial deployments where ambient exceeds 70°C. | Select LT1054CDW only for commercial-grade applications with controlled thermal environments. |
| MAX680CPD+ | 8-pin PDIP package; fixed –5 V output (no regulation adjustment); 120 mA output; no FB/SD shutdown pin. | Lacks programmable regulation and shutdown - limited to simple inverter use cases without dynamic control. | Choose MAX680CPD+ only when board space allows PDIP and design requires only fixed-output inversion without feedback. |
Compared with LT1054CDW, the LT1054IDW offers guaranteed operation down to –40°C and wider reference tolerance for robustness in variable-temperature systems; compared with MAX680CPD+, it provides design flexibility via programmable regulation and active shutdown - critical for energy-conscious embedded systems.
Availability
LT1054IDW is available at Aetrix Electronics and suitable for industrial communications (RS-232), data acquisition bias rails, and programmable negative regulator designs requiring stable component supply across extended temperature ranges.
Supply support for LT1054IDW includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog and embedded processing technologies, with leadership in power management and precision analog ICs.
The LT1054 product line was designed to replace discrete charge-pump solutions with integrated, regulated switched-capacitor converters for industrial and communications systems requiring compact, reliable negative voltage generation.
FAQ
What is the maximum output current capability of the LT1054IDW?
The LT1054IDW delivers up to 100 mA of regulated output current under recommended operating conditions (VCC = 3.5 V to 15 V, TA = –40°C to 85°C). At 100 mA, typical voltage loss is 1.1 V, meaning a 6.1 V minimum input is required for a –5 V output. Peak switch current capability is 300 mA, but sustained output is thermally limited to 100 mA in the SOIC-16 package.
How does the LT1054IDW achieve output voltage regulation?
The LT1054IDW achieves regulation using an internal 2.5 V reference and error amplifier. The FB/SD pin serves as the inverting input: connecting an external resistor divider (e.g., R1 = 20 kΩ, R2 = 102.5 kΩ) between VOUT and GND sets the regulated output (e.g., –5 V). The error amplifier drives internal PNP switches to maintain VOUT stability against input and load variations - delivering <50 mV output regulation over 10–100 mA loads.
Can the LT1054IDW be synchronized to an external clock?
Yes, the LT1054IDW supports external oscillator synchronization via the OSC pin (Pin 13). An open-collector gate or NPN transistor can drive this pin at the desired system clock frequency, allowing multiple LT1054IDW devices to operate in phase alignment. A 20 kΩ pull-up to VREF is recommended. This feature reduces beat-frequency noise in multi-converter systems and simplifies EMI filtering.
What capacitors are required for stable operation of the LT1054IDW?
The LT1054IDW requires three key external capacitors: a 2 µF ceramic or film capacitor between CAP+ and CAP− (flying capacitor), a 10 µF low-ESR tantalum capacitor from VCC to GND (input bypass), and a 100 µF low-ESR tantalum capacitor from VOUT to GND (output filter). Additionally, a 0.002 µF capacitor from FB/SD to GND improves load regulation. All capacitors must be low-ESR to minimize voltage loss and ripple.
Does the LT1054IDW support parallel operation for higher current?
Yes, the LT1054IDW supports parallel operation to increase total output current and reduce output ripple. When paralleling multiple LT1054IDW units, synchronize their OSC pins to a common clock and introduce small phase offsets (e.g., 90° between two units) to distribute switching events. Ensure matched external components and low-impedance shared VOUT/GND paths. Output current scales nearly linearly - two units deliver ~190 mA with improved thermal margin.
LT1054IDW Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 16-SOIC (0.295", 7.50mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Ratiometric, Step-Up
- Output Configuration:
- Positive or Negative
- Topology:
- Charge Pump
- Output Type:
- Adjustable (Fixed)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 3.5V (-Vin, 2Vin)
- Voltage - Output (Max):
- 26.4V
- Current - Output:
- 100mA
- Frequency - Switching:
- 25kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SOIC
LT1054IDW FAQ
1.How can I place an order for LT1054IDW through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1054IDW on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1054IDW reliable?
The price and inventory of LT1054IDW are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1054IDW is usually 5 days.
3.What payment methods are accepted for LT1054IDW?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1054IDW transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1054IDW?
LT1054IDW orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1054IDW order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1054IDW?
For technical support, including LT1054IDW datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1054IDW requirements.
6.How does Aetrix verify that LT1054IDW is sourced from the original manufacturer or authorized distributors?
All LT1054IDW products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1054IDW meets industry standards.
7.What is the process for return or replacement of LT1054IDW?
All LT1054IDW units undergo pre-shipment inspection (PSI). If there is an issue with LT1054IDW, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1054IDW part is unused and in its original packaging.
Return procedure for LT1054IDW:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1054IDW Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

