My Inquiry
My Account
Texas Instruments LT1054IP
- Part No.:
- LT1054IP
- Manufacturer:
- Texas Instruments
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
LT1054IP.pdf
- Description:
- IC REG CHARG PUMP ADJ/3.5V 8PDIP
- Quantity:
- Payment:
- Shipping:
Inventory:6,917
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1054IP from Texas Instruments is a bipolar switched-capacitor voltage converter with integrated regulation, designed as a negative voltage generator or charge-pump inverter. It delivers up to 100 mA output current with typical voltage loss of 1.1 V at full load, operates from 3.5 V to 15 V input, and provides a 2.5 V internal reference for precise feedback-based regulation-used in RS-232 interface supplies and data acquisition systems requiring stable negative rails.
For engineers reviewing the LT1054IP datasheet, LT1054IP pinout, LT1054IP application, or LT1054IP equivalent, key selection considerations include its regulated −5 V output capability (with external resistor divider), shutdown functionality via FB/SD pin, oscillator synchronization support, adaptive-switch drive for wide-load efficiency, and compatibility with tantalum input/output capacitors in industrial communication and sensor signal conditioning designs.
Technical Context
The LT1054IP implements a switched-capacitor topology using internal PNP/NPN switches driven by a 25 kHz nominal oscillator, with adaptive timing to minimize conduction and switching losses across 10–100 mA loads. Its error amplifier compares FB/SD voltage against a trimmed 2.5 V reference to regulate output voltage against line and load variations.
Shutdown is achieved by pulling FB/SD below ≈0.45 V, disabling switching and reducing supply current to 100 μA; oscillator frequency can be adjusted externally via OSC pin capacitance or synchronized to an external clock using a pull-up to VREF and open-collector drive-enabling system-level timing coordination without added components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 100 mA maximum regulated output-supports moderate-power analog circuitry without external pass devices. |
| Voltage Loss | 1.1 V typical at 100 mA-defines minimum input-to-output differential required for regulation (e.g., ≥6.1 V for −5 V output). |
| Input Range | 3.5 V to 15 V-enables direct operation from common logic or industrial supply rails. |
| Oscillator Freq | 15–35 kHz adjustable range-allows optimization of capacitor size vs. EMI vs. voltage loss trade-offs. |
| Reference Voltage | 2.5 V ±0.25 V-stable internal reference enables accurate resistor-divider programming of output voltage. |
| Shutdown Current | 100 μA typical-reduces system standby power in battery-backed or intermittent-use applications. |
| Regulation Accuracy | ±25 mV line regulation, ±50 mV load regulation-ensures stable output under varying input and load conditions. |
Pinout & Package
LT1054IP is supplied in an 8-pin PDIP package (9.50 mm × 6.35 mm), with pins arranged in dual-in-line configuration and no internal connections on pins 1, 2, 7, and 8 in SOIC variants-however, the LT1054IP variant uses only the 8-pin PDIP footprint with fully functional pin mapping per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB/SD (Pin 1) | Error amp in / shutdown control | Pull below 0.45 V to enter 100 μA shutdown; connect resistor divider to set regulated output voltage. |
| CAP+ (Pin 2) | Positive terminal of flying capacitor | Connects to + side of external 10 μF–100 μF tantalum flying capacitor (CIN) used for charge transfer. |
| GND (Pin 3) | Power ground reference | Common return path for input supply, output load, and internal switch drivers-must be low-impedance. |
| CAP− (Pin 4) | Negative terminal of flying capacitor | Connects to − side of CIN; alternately charges/discharges to generate inverted output voltage. |
| VOUT (Pin 5) | Regulated negative output | Delivers −5 V (or other programmed value) to load; requires 100 μF tantalum output capacitor (COUT) for stability. |
| VREF (Pin 6) | 2.5 V precision reference output | Provides stable bias for feedback network; max 60 μA load recommended to maintain accuracy. |
| OSC (Pin 7) | Oscillator timing/sync input | Adjusts or synchronizes internal 25 kHz oscillator via external capacitor or open-collector clock signal. |
| VCC (Pin 8) | Positive supply input | Accepts 3.5–15 V input; powers internal regulators, amplifiers, and switch drivers. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated regulation | Enables precise −5 V (or user-programmed) output without external op-amps or discrete references. |
| Adaptive-switch drive | Optimizes efficiency across 10–100 mA load range by dynamically adjusting switch timing-reducing dropout at light loads. |
| External shutdown | Reduces quiescent current to 100 μA via simple logic-level pull-down on FB/SD-ideal for power-gated subsystems. |
| Oscillator synchronization | Allows alignment of switching edges to system clock-minimizing beat frequencies and simplifying EMI filtering. |
| Pin-to-pin compatibility | Direct replacement for LTC1044 and ICL7660 in existing layouts-enabling drop-in upgrade to higher current and regulation. |
Applications
| Industrial RS-232 Transceivers | Data Acquisition Signal Conditioning |
|---|---|
Use Scenario: Generating clean −5 V rail for MAX232 or similar RS-232 level shifters in factory-floor PLC modules. IC Role / Device Role / Timing Role: Negative voltage generator providing isolated, regulated supply for driver/receiver IC biasing. Use Value: Eliminates need for separate isolated DC-DC converter-reducing BOM count and board area while maintaining ±5 V compliance over 3.5–15 V input range. | Use Scenario: Powering dual-supply op-amps and ADC reference buffers in portable environmental sensor nodes. IC Role / Device Role / Timing Role: Regulated negative supply source with low-noise 2.5 V reference for precision analog front-end biasing. Use Value: Enables true bipolar signal swing and ratiometric measurement accuracy using single positive supply input-critical for 16-bit SAR ADC performance. |
| Voltage Inverter for Sensor Excitation | Negative Voltage Doubler for Low-Power Displays |
Use Scenario: Supplying −10 V excitation to piezoresistive pressure transducers in medical diagnostic equipment. IC Role / Device Role / Timing Role: Configured as voltage doubler with external capacitor network to double negative output magnitude. Use Value: Delivers −10 V at 20 mA with <1.6 V loss-meeting transducer full-scale excitation requirements while avoiding transformer-based solutions. | Use Scenario: Biasing OLED display cathodes in handheld test instruments where space and efficiency constrain supply options. IC Role / Device Role / Timing Role: Negative rail generator operating in burst-mode during display update cycles to minimize average power draw. Use Value: Achieves 100 μA shutdown current and fast wake-up-extending battery life beyond what linear regulators or discrete charge pumps provide. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar switched-capacitor voltage converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC1044CN8#PBF | No internal regulation; 25 mA max output; fixed 10 kHz oscillator; no shutdown pin. | Suitable only for unregulated inverter use; cannot replace LT1054IP in feedback-regulated designs. | Select when cost sensitivity outweighs regulation need and load current ≤25 mA. |
| ICL7660CPA | No regulation; 20 mA max output; no shutdown; 10 kHz oscillator; higher voltage loss (>2 V at 20 mA). | Limited to low-current unregulated inversion; incompatible with FB/SD-controlled shutdown or VREF-based feedback. | Choose only for legacy designs where pinout matches and load is <20 mA with no regulation requirement. |
Compared with LTC1044CN8#PBF and ICL7660CPA, the LT1054IP offers 4× higher output current, integrated regulation, programmable shutdown, and oscillator flexibility-making it the sole option among the three capable of delivering stable −5 V at 100 mA from a single 5 V or 12 V input without external compensation.
Availability
LT1054IP is available at Aetrix Electronics and suitable for industrial communications (RS-232), data acquisition signal conditioning, and sensor excitation systems requiring stable component supply, long-term lifecycle support, and traceable sourcing from authorized channels.
Supply support for LT1054IP includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Texas Instruments is a global semiconductor company specializing in analog, embedded processing, and high-reliability silicon solutions for industrial, automotive, and communications markets.
The LT1054 product line was engineered to replace transformer-based and discrete charge-pump solutions in medium-current negative rail generation-targeting RS-232, data acquisition, and sensor interface applications demanding regulation, low dropout, and robust thermal performance.
FAQ
What is the maximum output current capability of the LT1054IP?
The LT1054IP delivers up to 100 mA of regulated output current under recommended operating conditions (3.5 V to 15 V input, TA = 0°C to 70°C). This rating assumes proper external capacitor selection (10 μF–100 μF tantalum for CIN/COUT), adequate PCB layout for thermal dissipation, and operation within the specified junction temperature limit of 125°C. Exceeding 100 mA may cause regulation loss or thermal shutdown.
How do I configure the LT1054IP for a regulated −5 V output?
To configure the LT1054IP for −5 V output, connect a resistor divider between VOUT and GND, feeding the junction to FB/SD. With VREF = 2.5 V, use R1 = 20 kΩ from FB/SD to GND and R2 = 102.6 kΩ from VOUT to FB/SD. This ratio sets VOUT = −(1 + R2/R1) × VREF = −5 V. Ensure COUT = 100 μF tantalum and CIN = 10 μF tantalum are placed close to the LT1054IP package per the datasheet layout guidelines.
Can the LT1054IP be synchronized to an external clock signal?
Yes, the LT1054IP supports external oscillator synchronization via the OSC pin (Pin 7). Connect a 20 kΩ pull-up resistor from OSC to VREF (Pin 6), then drive OSC with an open-collector or NPN transistor referenced to GND. The external clock must be compatible with the internal oscillator's duty cycle and voltage thresholds-TI recommends verifying timing margins using the OSC pin's 0.45 V shutdown threshold and 2.5 V reference level in your system design.
What is the purpose of the VREF pin on the LT1054IP?
The VREF pin on the LT1054IP provides a precision 2.5 V ±0.25 V output used as the reference for the internal error amplifier during regulation. It enables accurate resistor-divider programming of VOUT and serves as a stable bias point for external synchronization circuits. Load current on VREF must be limited to ≤60 μA to maintain regulation accuracy; exceeding this may cause output voltage drift or instability in feedback-controlled configurations.
Does the LT1054IP support shutdown mode, and how is it activated?
Yes, the LT1054IP supports low-quiescent-current shutdown mode. To activate it, pull the FB/SD pin (Pin 1) below ≈0.45 V-typically by connecting it directly to GND or driving it with an open-collector logic gate. In shutdown, switching halts, the reference is disabled, and supply current drops to 100 μA typical. The device resumes normal operation when FB/SD rises above the threshold, making it suitable for microcontroller-controlled power sequencing in the LT1054IP-based design.
LT1054IP Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Texas Instruments
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Ratiometric, Step-Up
- Output Configuration:
- Positive or Negative
- Topology:
- Charge Pump
- Output Type:
- Adjustable (Fixed)
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 3.5V
- Voltage - Input (Max):
- 15V
- Voltage - Output (Min/Fixed):
- 3.5V (-Vin, 2Vin)
- Voltage - Output (Max):
- 26.4V
- Current - Output:
- 100mA
- Frequency - Switching:
- 25kHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
LT1054IP FAQ
1.How can I place an order for LT1054IP through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1054IP on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1054IP reliable?
The price and inventory of LT1054IP are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1054IP is usually 5 days.
3.What payment methods are accepted for LT1054IP?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1054IP transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1054IP?
LT1054IP orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1054IP order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1054IP?
For technical support, including LT1054IP datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1054IP requirements.
6.How does Aetrix verify that LT1054IP is sourced from the original manufacturer or authorized distributors?
All LT1054IP products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1054IP meets industry standards.
7.What is the process for return or replacement of LT1054IP?
All LT1054IP units undergo pre-shipment inspection (PSI). If there is an issue with LT1054IP, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1054IP part is unused and in its original packaging.
Return procedure for LT1054IP:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1054IP Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
