Analog Devices Inc. LT1236ACN8-10#PBF
- Part No.:
- LT1236ACN8-10#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Reference
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
LT1236ACN8-10#PBF.pdf
- Description:
- IC VREF PRECISION 0.05% 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:265
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1236ACN8-10#PBF from Analog Devices (formerly Linear Technology) is a precision 10V buried-zener voltage reference IC in an 8-lead PDIP package, delivering 0.005% initial accuracy, 5ppm/°C max temperature coefficient, <6µVP-P (0.1Hz–10Hz) noise, ±10mA sourcing/sinking capability in series mode, and operation in both series and shunt configurations. It serves as a stable excitation source for high-resolution ADCs and DACs in test equipment and inertial navigation systems.
For engineers reviewing the LT1236ACN8-10#PBF datasheet, LT1236ACN8-10#PBF pinout, LT1236ACN8-10#PBF application, or LT1236ACN8-10#PBF equivalent, key selection criteria include long-term stability (30ppm/1000h), thermal hysteresis (5ppm), ripple rejection (>100dB), minimum input-output differential (1V), and trim-pin compatibility for system-level calibration in precision measurement circuits.
Technical Context
The LT1236ACN8-10#PBF implements a subsurface buried zener diode architecture-eliminating surface-breakdown noise and drift-to achieve superior stability over bandgap references. Its dual-mode operation (series/shunt) enables flexible integration: as a three-terminal series reference with active output control, or as a two-terminal shunt regulator with identical precision specs.
Thermal regulation effects are minimized via proprietary die layout and packaging; temperature hysteresis is limited to 5ppm over ±25°C cycles. The trim pin (Pin 5) provides 70:1 attenuation for ±70mV adjustment range, with impedance ~12kΩ and nominal open-circuit voltage of 5V-designed for ≤3kΩ source impedance to avoid TC degradation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltage | 9.995V to 10.005V at 25°C - ensures ≤0.005% error in 12-bit+ systems across full industrial temp range. |
| Temp Coefficient | 2ppm/°C typ, 5ppm/°C max - contributes ≤0.5LSB error over 40°C span in 12-bit applications. |
| Noise (0.1–10Hz) | 6.0µVP-P - corresponds to ~0.6ppm of 10V output, critical for low-frequency metrology. |
| Load Regulation | 12–25ppm/mA sourcing - maintains stability under 10mA load variation without external buffering. |
| Line Regulation | 0.5–2ppm/V (14.5–40V input) - rejects supply ripple even with unregulated 15–40V inputs. |
| Long-Term Stability | 30ppm/1000h non-cumulative - supports calibration intervals >1 year in lab-grade instruments. |
| Ripple Rejection | >100dB at 150Hz - suppresses switching supply noise in mixed-signal PCBs. |
Pinout & Package
LT1236ACN8-10#PBF uses an 8-lead plastic DIP (N8) package with 0.300" wide body and 0.100" lead pitch. Pins 1, 3, 4, 6, and 7 are internally connected and must remain unconnected externally per datasheet.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (NC) | No Connect | Internally tied; no external connection permitted-violating this risks output instability. |
| Pin 2 (VIN) | Input Supply | Accepts 11.5–40V; requires ≥1V headroom above VOUT for regulation in series mode. |
| Pin 3 (NC) | No Connect | Internally tied; floating or driven pins may induce thermal hysteresis or noise. |
| Pin 4 (GND) | Analog Ground Reference | Carries only ~1mA in series mode-ideal for Kelvin sensing to minimize ground-loop error. |
| Pin 5 (TRIM) | Voltage Adjustment Input | 12kΩ impedance, 5V open-circuit; drives output via 70:1 attenuation-enables ±10mV trim for "A" grade units. |
| Pin 6 (NC) | No Connect | Internally tied; PCB layout must isolate from traces to prevent parasitic coupling. |
| Pin 7 (NC) | No Connect | Internally tied; unused pins reduce EMI susceptibility when left unconnected. |
| Pin 8 (VOUT) | Precision Output | Delivers regulated 10V with sourcing/sinking up to ±10mA; stable with 0–1000pF capacitive loads. |
Key Features
| Feature | Design Value |
|---|---|
| Buried Zener Architecture | Eliminates surface breakdown noise and time-dependent drift-superior to bandgap and surface-zener references. |
| Dual-Mode Operation | Functions as either 3-terminal series reference or 2-terminal shunt regulator-maximizes design reuse across topologies. |
| Ultra-Low Thermal Hysteresis | 5ppm over ±25°C cycle-enables repeatable measurements after thermal cycling in portable instrumentation. |
| 100% Noise Tested | Guarantees ≤6µVP-P (0.1–10Hz) per unit-critical for DC precision applications like digital voltmeters. |
| High Ripple Rejection | >100dB at 150Hz-allows direct use with switch-mode power supplies without additional filtering. |
Applications
| High-Resolution Data Acquisition | Precision Regulator Calibration |
|---|---|
Use Scenario: 16-bit SAR ADC front-end in automated test equipment requiring <1LSB error over 0°C–70°C. IC Role / Device Role / Timing Role: Primary voltage reference establishing full-scale input range for analog-to-digital conversion. Use Value: 5ppm/°C TC and 30ppm/1000h stability ensure calibration validity for >6 months without recalibration. | Use Scenario: Calibration standard for benchtop programmable DC power supplies with 0.01% output accuracy spec. IC Role / Device Role / Timing Role: Master reference for feedback loop trimming and line/load regulation verification. Use Value: Dual-mode operation allows shunt-mode validation against external metrology standards without circuit modification. |
| Inertial Navigation Systems | Digital Voltmeters |
Use Scenario: Biasing gyroscope and accelerometer signal conditioning circuits in aerospace-grade IMUs. IC Role / Device Role / Timing Role: Stable excitation source for Wheatstone bridge sensors and low-drift instrumentation amplifiers. Use Value: <6µVP-P noise prevents resolution loss in µV-level bridge outputs; Kelvin GND minimizes layout-induced offset. | Use Scenario: 7½-digit bench DVM requiring <0.1ppm measurement uncertainty over 24-hour period. IC Role / Device Role / Timing Role: Internal reference for integrating ADC and auto-zero amplifier stages. Use Value: Trim pin enables factory calibration to 10.0000V ±0.0005V; long-term drift <30ppm eliminates daily zeroing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision voltage reference applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1027ACN8-5#PBF | 5V output, 2ppm/°C max TC, 0.02% initial accuracy - lower drift but fixed 5V output and no shunt mode. | Not suitable for 10V systems or shunt-regulator designs; requires level-shifting for 10V ADCs. | Select when ultra-low drift (2ppm/°C) is prioritized over dual-voltage flexibility and shunt capability. |
| REF5010AIDR | 10V output, 3ppm/°C max TC, 0.05% initial accuracy, SOIC-8 - lower noise (4.5µVP-P) but no shunt mode or trim pin. | Lacks shunt configuration support and external trim; unsuitable for legacy designs requiring pin-compatible AD586/AD587 replacement. | Select for new designs prioritizing lowest noise and TI ecosystem compatibility, where shunt mode is unnecessary. |
Compared with LT1236ACN8-10#PBF, LT1027ACN8-5#PBF offers better drift but sacrifices 10V output and shunt functionality, while REF5010AIDR improves noise performance but removes critical trim and dual-mode capabilities required for field-calibratable instrumentation.
Availability
LT1236ACN8-10#PBF is available at Aetrix Electronics and suitable for high-accuracy data acquisition, precision regulator calibration, and inertial navigation systems requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for LT1236ACN8-10#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LT1236 family was designed by Linear Technology (acquired by ADI in 2017) specifically for metrology-grade applications demanding sub-10ppm/°C drift, buried-zener stability, and dual-series/shunt configurability in legacy through-hole systems.
FAQ
What is the maximum load current LT1236ACN8-10#PBF can source or sink while maintaining regulation?
The LT1236ACN8-10#PBF can source or sink up to ±10mA in series mode while maintaining specified line and load regulation. At 10mA sourcing, load regulation is 12–25ppm/mA; sinking capability is verified down to –10mA. Exceeding ±10mA risks output deviation beyond datasheet limits and increased thermal drift in the LT1236ACN8-10#PBF.
Can LT1236ACN8-10#PBF operate in shunt mode, and what is the minimum shunt current required?
Yes, the LT1236ACN8-10#PBF supports true two-terminal shunt operation. In shunt mode with VIN open, minimum current is 1.1–1.5mA (typical 1.5mA). With VIN connected, shunt current can be reduced to 0mA. Load regulation remains unchanged, but shunt-mode regulation is specified at 50–100ppm/mA for 1.7–10mA current range.
What is the purpose of the TRIM pin on LT1236ACN8-10#PBF, and how should it be used?
The TRIM pin (Pin 5) on LT1236ACN8-10#PBF provides ±70mV adjustment range via 70:1 attenuation from a 5V internal reference. For the "A" grade (LT1236ACN8-10#PBF), a restricted ±10mV range is recommended using a 75kΩ + 20kΩ potentiometer to limit TC degradation to 1ppm/°C. External drive impedance must be ≤3kΩ to preserve temperature coefficient integrity in the LT1236ACN8-10#PBF.
How does LT1236ACN8-10#PBF compare to bandgap references in long-term stability?
The LT1236ACN8-10#PBF achieves 30ppm/1000h long-term stability-significantly better than typical bandgap references (often 50–100ppm/1000h). This results from its subsurface buried zener structure, which avoids surface-state migration and oxide charging effects inherent in bandgaps. Preconditioning (100–200h at 125°C) further reduces drift in the LT1236ACN8-10#PBF.
Is LT1236ACN8-10#PBF pin-compatible with industry-standard references?
Yes, the LT1236ACN8-10#PBF is explicitly pin-compatible with AD586 and AD587 references in the 8-lead PDIP (N8) package. This allows drop-in replacement in existing designs without PCB changes, preserving legacy system compatibility while upgrading to lower drift (5ppm/°C vs. AD586's 10ppm/°C) and improved noise performance in the LT1236ACN8-10#PBF.
LT1236ACN8-10#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Series:
- -
- Packaging:
- Tube
- Product Status:
- Active
- Reference Type:
- Series, Shunt, Buried Zener
- Output Type:
- Fixed
- Voltage - Output (Min/Fixed):
- 10V
- Voltage - Output (Max):
- -
- Current - Output:
- 10 mA
- Tolerance:
- ±0.05%
- Temperature Coefficient:
- 5ppm/°C
- Noise - 0.1Hz to 10Hz:
- 6µVp-p
- Noise - 10Hz to 10kHz:
- 3.5µVrms
- Voltage - Input:
- 11.5V ~ 40V
- Current - Supply:
- 2mA
- Current - Cathode:
- 1.7 mA
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
LT1236ACN8-10#PBF FAQ
1.How can I place an order for LT1236ACN8-10#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1236ACN8-10#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1236ACN8-10#PBF reliable?
The price and inventory of LT1236ACN8-10#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1236ACN8-10#PBF is usually 5 days.
3.What payment methods are accepted for LT1236ACN8-10#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1236ACN8-10#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1236ACN8-10#PBF?
LT1236ACN8-10#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1236ACN8-10#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1236ACN8-10#PBF?
For technical support, including LT1236ACN8-10#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1236ACN8-10#PBF requirements.
6.How does Aetrix verify that LT1236ACN8-10#PBF is sourced from the original manufacturer or authorized distributors?
All LT1236ACN8-10#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1236ACN8-10#PBF meets industry standards.
7.What is the process for return or replacement of LT1236ACN8-10#PBF?
All LT1236ACN8-10#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1236ACN8-10#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1236ACN8-10#PBF part is unused and in its original packaging.
Return procedure for LT1236ACN8-10#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1236ACN8-10#PBF Tags
-
TL431AIDBZR
Texas Instruments
-
TL431BQDBZR
Texas Instruments

-
AN431AN-ATRG1
Diodes Incorporated

-
LM4040CYM3-2.5-TR
Microchip Technology

-
LM4040CYM3-4.1-TR
Microchip Technology
-
LM4040EIM3-2.5/NOPB
Texas Instruments

-
AZ431LBNTR-G1
Diodes Incorporated
-
LM4040D20IDBZR
Texas Instruments
-
LM4041DIM3-ADJ/NOPB
Texas Instruments
-
LM4040DIM3X-2.5/NOPB
Texas Instruments
-
LM4040DIM3-2.5/NOPB
Texas Instruments

-
AZ431LANTR-G1
Diodes Incorporated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

