Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Power Management (PMIC) > Voltage Reference

Analog Devices Inc. LT1236BIS8-5#PBF

Name: LT1236BIS8-5#PBF
Brand: Analog Devices Inc.
SKU: LT1236BIS8-5#PBF
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: LT1236BIS8-5#PBF

Manufacturer:: Analog Devices Inc.

Category:: Voltage Reference

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: LT1236BIS8-5#PBF.pdf

Description:: IC VREF PRECISION 0.1% 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:463

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

LT1236BIS8-5#PBF from Analog Devices (formerly Linear Technology) is a precision 5V series/shunt voltage reference IC featuring ultra-low 5ppm/°C max temperature coefficient, 0.05% max initial accuracy, and <3µV_P-P (0.1Hz–10Hz) output noise. It sources/sinks ±10mA, operates from 6V to 40V input, and delivers stable 5.000V output for high-resolution data converters and metrology systems.

For engineers reviewing the LT1236BIS8-5#PBF datasheet, LT1236BIS8-5#PBF pinout, LT1236BIS8-5#PBF application, or LT1236BIS8-5#PBF equivalent, key selection criteria include industrial temperature range (–40°C to 85°C), SO-8 package compatibility with AD586/AD587, thermal hysteresis ≤10ppm, and ripple rejection >100dB at 150Hz - all critical for precision analog signal chains.

Technical Context

The LT1236BIS8-5#PBF uses a subsurface buried zener diode structure-eliminating surface-breakdown noise and drift-to achieve superior long-term stability (20ppm/1000hrs) and low thermal hysteresis (10ppm). Its architecture supports both series-mode (3-terminal) and shunt-mode (2-terminal) operation without external components.

Unlike bandgap references, it avoids on-chip heaters while maintaining 5ppm/°C max TC across –40°C to 85°C. Pin-compatible with AD586 and AD587, it enables drop-in upgrades in legacy designs requiring improved noise (<3µV_P-P) and line regulation (≤12ppm/V over 7.2–10V).

Key Specifications

Parameter	Value and Actual Design Meaning
Output Voltage	5.000V ±5mV (guaranteed at 25°C; ensures 12-bit DAC full-scale accuracy over temperature)
Temp Coefficient	5ppm/°C max (≤0.2mV drift over –40°C to 85°C; meets 0.5LSB error budget in 12-bit systems)
Noise (0.1–10Hz)	<3µV_P-P (equivalent to 0.6ppm of 5V; enables sub-16-bit resolution in low-frequency measurements)
Load Regulation	20ppm/mA max sourcing (≤0.1mV shift per mA load change; maintains accuracy under dynamic current demand)
Line Regulation	12ppm/V max (7.2–10V input range; rejects supply ripple without additional filtering)
Operating Temp	–40°C to +85°C (industrial grade; validated for embedded instrumentation and factory automation)
Ripple Rejection	>100dB at 150Hz (suppresses switching regulator noise; eliminates need for post-regulator LC filters)

Pinout & Package

LT1236BIS8-5#PBF is housed in an 8-lead plastic SOIC (SO-8) package with internally connected NC pins. External circuitry must not be connected to pins 1, 3, 4, and 6 per manufacturer specification.

Pin/Terminal	Circuit Role	Design Meaning
Pin 1 (NC)	No Connect	Internally tied off; no external connection permitted - prevents parasitic coupling or thermal stress
Pin 2 (VIN)	Input Supply	Accepts 6V–40V; minimum 1V headroom required for regulation - sets operating margin for unregulated supplies
Pin 3 (NC)	No Connect	Internally tied off; floating connection risks ESD damage or noise injection
Pin 4 (GND)	Ground Reference	Carries only ~1mA in series mode - used as Kelvin sense point to eliminate ground-loop errors
Pin 5 (NC)	No Connect	Internally tied off; violation causes parametric shift or latch-up
Pin 6 (NC)	No Connect	Internally tied off; PCB layout must avoid routing traces or vias to this pad
Pin 7 (VOUT)	Reference Output	Delivers regulated 5V; sources/sinks ±10mA - enables direct drive of ADC REF inputs or op-amp bias networks
Pin 8 (TRIM)	Voltage Adjustment	100kΩ input impedance; 13:1 attenuation to output - allows ±70mV trim range while minimizing TC degradation

Key Features

Feature	Design Value
Buried zener topology	Eliminates surface breakdown noise and time-dependent drift - achieves 20ppm/1000hrs long-term stability
Series/shunt dual-mode operation	Enables 3-terminal precision regulation or 2-terminal zener replacement - reduces BOM count in mixed-topology systems
Ultra-low 0.1–10Hz noise	<3µV_P-P output noise - supports 16-bit+ resolution in weigh scales and digital voltmeters
High PSRR & line regulation	>100dB ripple rejection at 150Hz and ≤12ppm/V line regulation - removes need for LDO pre-regulation
Industrial temperature range	Specified from –40°C to +85°C - qualified for factory-floor PLC modules and outdoor instrumentation
Pin compatibility with AD586/AD587	Direct PCB footprint replacement - accelerates upgrade of legacy precision reference designs

Applications

High-Resolution Data Acquisition	Precision Regulator Feedback
Use Scenario: 16-bit SAR ADC system in automated test equipment requiring stable 5V reference for ±0.5LSB accuracy over 0–70°C. IC Role / Device Role / Timing Role: Primary voltage reference providing excitation and scaling for ADC conversion - directly sets full-scale range and gain accuracy. Use Value: 5ppm/°C TC and <3µV_P-P noise ensure measurement repeatability within 1 LSB across temperature and time, eliminating recalibration cycles.	Use Scenario: Feedback node in a 5V precision linear regulator powering FPGA I/O banks where output tolerance must stay within ±10mV. IC Role / Device Role / Timing Role: High-accuracy reference element in the error amplifier's feedback divider - defines output setpoint with minimal drift contribution. Use Value: 0.05% initial accuracy and 20ppm/1000hrs long-term stability maintain output regulation within spec over product lifetime without field adjustment.
Digital Voltmeter Front-End	Inertial Navigation Sensor Biasing
Use Scenario: Input reference for 7½-digit DVM measuring microvolt-level thermocouple signals with auto-zero and chopper stabilization. IC Role / Device Role / Timing Role: Master reference for integrator ramp generation and ADC reference - establishes absolute voltage scale for all measurements. Use Value: <10ppm thermal hysteresis and 0.1–10Hz noise <3µV_P-P prevent zero-drift and offset instability during repeated warm-up/cool-down cycles.	Use Scenario: Bias voltage source for MEMS gyroscope and accelerometer signal conditioning circuits in aerospace-grade IMUs. IC Role / Device Role / Timing Role: Stable excitation reference for bridge sensors and low-noise amplifier bias networks - determines sensor sensitivity and null stability. Use Value: Buried zener construction ensures immunity to radiation-induced parameter shift and 125°C junction rating supports extended thermal soak testing.

High-Resolution Data Acquisition

Precision Regulator Feedback

Use Scenario: 16-bit SAR ADC system in automated test equipment requiring stable 5V reference for ±0.5LSB accuracy over 0–70°C.

IC Role / Device Role / Timing Role: Primary voltage reference providing excitation and scaling for ADC conversion - directly sets full-scale range and gain accuracy.

Use Value: 5ppm/°C TC and <3µV_P-P noise ensure measurement repeatability within 1 LSB across temperature and time, eliminating recalibration cycles.

Use Scenario: Feedback node in a 5V precision linear regulator powering FPGA I/O banks where output tolerance must stay within ±10mV.

IC Role / Device Role / Timing Role: High-accuracy reference element in the error amplifier's feedback divider - defines output setpoint with minimal drift contribution.

Use Value: 0.05% initial accuracy and 20ppm/1000hrs long-term stability maintain output regulation within spec over product lifetime without field adjustment.

Digital Voltmeter Front-End

Inertial Navigation Sensor Biasing

Use Scenario: Input reference for 7½-digit DVM measuring microvolt-level thermocouple signals with auto-zero and chopper stabilization.

IC Role / Device Role / Timing Role: Master reference for integrator ramp generation and ADC reference - establishes absolute voltage scale for all measurements.

Use Value: <10ppm thermal hysteresis and 0.1–10Hz noise <3µV_P-P prevent zero-drift and offset instability during repeated warm-up/cool-down cycles.

Use Scenario: Bias voltage source for MEMS gyroscope and accelerometer signal conditioning circuits in aerospace-grade IMUs.

IC Role / Device Role / Timing Role: Stable excitation reference for bridge sensors and low-noise amplifier bias networks - determines sensor sensitivity and null stability.

Use Value: Buried zener construction ensures immunity to radiation-induced parameter shift and 125°C junction rating supports extended thermal soak testing.

Equivalent & Alternatives

The following parts are listed as comparable options for similar precision voltage reference applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
AD586KRZ	5V output, 10ppm/°C max TC, 0.05% initial accuracy, SO-8 package; higher 5µV_P-P noise vs. LT1236BIS8-5#PBF's 3µV_P-P	Valid for general-purpose 12-bit systems but marginal for 16-bit metrology due to noise and TC	Select when cost sensitivity outweighs ultra-low noise requirements and ADI supply chain preference applies
REF5050AIDR	5V output, 3ppm/°C max TC, 0.02% initial accuracy, SO-8; lower noise (2.2µV_P-P) but requires ≥2.5V headroom vs. LT1236BIS8-5#PBF's 1V	Better for battery-powered precision instruments needing lowest possible drift, but incompatible with low-headroom supplies	Select when ultimate TC performance is mandatory and input voltage allows ≥7.5V minimum supply

Compared with AD586KRZ and REF5050AIDR, LT1236BIS8-5#PBF offers the optimal balance of ultra-low noise (<3µV_P-P), robust 1V dropout, and industrial temperature qualification - making it preferred for space-constrained, wide-input industrial DAQ where supply headroom and long-term stability are co-critical.

Availability

LT1236BIS8-5#PBF is available at Aetrix Electronics and suitable for high-precision data acquisition, industrial instrumentation, and aerospace sensor conditioning requiring stable component supply across extended temperature ranges and multi-year production cycles.

Supply support for LT1236BIS8-5#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.

The LT1236 family was designed by Linear Technology (acquired by ADI in 2017) specifically for metrology-grade voltage references - prioritizing ultra-low drift, buried-zener noise immunity, and dual-mode (series/shunt) flexibility in harsh environments.

FAQ

What is the maximum load current LT1236BIS8-5#PBF can source or sink while maintaining regulation?

LT1236BIS8-5#PBF can source or sink up to ±10mA while maintaining output regulation within specifications. At ±10mA load, the device exhibits ≤20ppm/mA load regulation - translating to ≤0.1mV deviation from nominal 5.000V. Exceeding this current may cause output droop or thermal overload, especially above 85°C ambient.

Does LT1236BIS8-5#PBF support shunt-mode operation like a two-terminal zener diode?

Yes, LT1236BIS8-5#PBF supports true shunt-mode operation: with VIN left open, it regulates 5V between VOUT and GND using only 1.5mA minimum shunt current. This enables direct replacement of discrete zeners in legacy designs while retaining 0.05% accuracy and 5ppm/°C TC - unlike standard zeners which degrade with temperature and age.

How does the TRIM pin on LT1236BIS8-5#PBF function, and what is its impact on temperature coefficient?

The TRIM pin on LT1236BIS8-5#PBF has 100kΩ input impedance and 13:1 attenuation to VOUT, enabling ±70mV output adjustment. When driven from a ≤3kΩ source, trimming introduces ≤1ppm/°C TC shift - verified in the "A" grade. For LT1236BIS8-5#PBF, this allows fine calibration without compromising its 5ppm/°C max TC specification across –40°C to 85°C.

Can LT1236BIS8-5#PBF operate from a 5.5V supply, and what is the minimum input-to-output differential?

Yes, LT1236BIS8-5#PBF operates from a 5.5V supply: its minimum input-to-output differential is 1V, so 6V is the absolute minimum for guaranteed regulation. At 5.5V input, regulation is maintained down to 5.0V output only under light loads and room temperature; for full-spec operation across temperature and load, ≥6V input is required per datasheet limits.

What is the long-term stability specification for LT1236BIS8-5#PBF, and how is it measured?

LT1236BIS8-5#PBF has a long-term stability of 20ppm over 1000 hours (non-cumulative), measured per JEDEC JESD22-A117. This reflects typical logarithmic drift behavior: first 1000 hours show largest change, with subsequent intervals exhibiting progressively smaller shifts. Preconditioning via 125°C burn-in further reduces long-term drift, making LT1236BIS8-5#PBF suitable for 10+ year field deployments.

LT1236BIS8-5#PBF Specifications

Product attributes: Attribute value

Manufacturer:: Analog Devices Inc.

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Series:: -

Packaging:: Tube

Product Status:: Active

Reference Type:: Series, Buried Zener

Output Type:: Fixed

Voltage - Output (Min/Fixed):: 5V

Voltage - Output (Max):: -

Current - Output:: 10 mA

Tolerance:: ±0.1%

Temperature Coefficient:: 10ppm/°C

Noise - 0.1Hz to 10Hz:: 3µVp-p

Noise - 10Hz to 10kHz:: 2.2µVrms

Voltage - Input:: 7.2V ~ 40V

Current - Supply:: 1.5mA

Current - Cathode:: -

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SO

LT1236BIS8-5#PBF FAQ

1.How can I place an order for LT1236BIS8-5#PBF through Aetrix?

Please submit a Request for Quotation (RFQ) for LT1236BIS8-5#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for LT1236BIS8-5#PBF reliable?

The price and inventory of LT1236BIS8-5#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1236BIS8-5#PBF is usually 5 days.

3.What payment methods are accepted for LT1236BIS8-5#PBF?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1236BIS8-5#PBF transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for LT1236BIS8-5#PBF?

LT1236BIS8-5#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your LT1236BIS8-5#PBF order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for LT1236BIS8-5#PBF?

For technical support, including LT1236BIS8-5#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1236BIS8-5#PBF requirements.

6.How does Aetrix verify that LT1236BIS8-5#PBF is sourced from the original manufacturer or authorized distributors?

All LT1236BIS8-5#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1236BIS8-5#PBF meets industry standards.

7.What is the process for return or replacement of LT1236BIS8-5#PBF?

All LT1236BIS8-5#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1236BIS8-5#PBF, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The LT1236BIS8-5#PBF part is unused and in its original packaging.

Return procedure for LT1236BIS8-5#PBF:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-03 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-01 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

2026-08-14 Jumper Cables: How to Use, Connect and Choose Them Safely

Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…