Analog Devices Inc. LT1362CS#PBF
- Part No.:
- LT1362CS#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LT1362CS#PBF.pdf
- Description:
- IC VOLTAGE FEEDBACK 4 CIRC 16SO
- Quantity:
- Payment:

- Shipping:

Inventory:330
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1362CS#PBF from Analog Devices (formerly Linear Technology) is a dual high-speed voltage-feedback operational amplifier with 50MHz gain bandwidth, 800V/µs slew rate, and ±15V supply capability. It delivers ±13V output swing into 500Ω at ±15V supplies and maintains stability with any capacitive load-making it ideal for video line drivers, active filters, and data acquisition front-ends requiring fast settling and low distortion.
For engineers reviewing the LT1362CS#PBF datasheet, LT1362CS#PBF pinout, LT1362CS#PBF application, or LT1362CS#PBF equivalent, key selection criteria include its C-load stability, 60ns 0.1% settling time on 10V steps, differential gain/phase performance (0.2%/0.3° at 3.58MHz), and guaranteed operation across –40°C to 85°C.
Technical Context
The LT1362CS#PBF employs a unique voltage-feedback topology with matched high-impedance inputs and current-feedback-like slewing behavior. Its single-stage design enables excellent transient response, while internal compensation ensures unity-gain stability and unconditional stability with all capacitive loads up to 10,000pF.
It features complementary NPN/PNP input buffering, a 500Ω input resistor defining bandwidth, and bootstrapped RC compensation that dynamically adjusts phase margin under capacitive loading-preventing oscillation without external components.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth | 50MHz at ±15V - supports closed-loop designs up to ~10MHz with gain ≥5 while maintaining phase margin >45°. |
| Slew Rate | 800V/µs at ±15V - enables full-scale 10V step response in ≤12.5ns, critical for pulse fidelity in video and DAQ systems. |
| Input Offset Voltage | 1.0mV max (±15V) - ensures DC accuracy in precision gain stages and instrumentation amplifiers without trimming. |
| Settling Time | 60ns to 0.1% (10V step, AV = –1) - meets timing budgets in 12-bit+ sampling systems with >10MSPS effective throughput. |
| Differential Gain/Phase | 0.2% / 0.3° at 3.58MHz, RL = 150Ω - satisfies NTSC/PAL broadcast video line driving requirements. |
| Supply Current | 5.0mA per amplifier max (±15V) - balances speed and power for dual-channel high-performance analog signal chains. |
| Output Swing | ±13.6V into 500Ω (±15V) - drives standard 75Ω coaxial cables with series termination while preserving headroom. |
Pinout & Package
LT1362CS#PBF is housed in a 16-lead plastic SO (S package), 0.150" wide, with θJA = 150°C/W. Pin 1 is marked with a dot; device orientation follows standard SOIC conventions.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT A | Inverting amplifier output A - directly drives 500Ω loads to ±13V; stable with 1000pF+ capacitance. |
| 2 | –IN A | Inverting input A - high-impedance node (50MΩ); requires balanced source impedance for minimal offset drift. |
| 3 | +IN A | Non-inverting input A - matched to Pin 2; base of complementary NPN/PNP pair enabling bias cancellation. |
| 4 | +IN B | Non-inverting input B - electrically isolated from Channel A; supports independent dual-amplifier configurations. |
| 5 | –IN B | Inverting input B - identical input structure to Pin 2; channel separation >100dB prevents crosstalk in multi-channel systems. |
| 6 | OUT B | Inverting amplifier output B - fully independent output stage; shares V+ and V– rails with Channel A. |
| 7 | NC | No connect - internally unused; must remain unconnected per datasheet to avoid parasitic coupling. |
| 8 | NC | No connect - same as Pin 7; no routing or grounding permitted. |
| 9 | V– | Negative supply rail - accepts –2.5V to –15V; ground-referenced operation possible with split supplies only. |
| 10 | –IN D | Inverting input D - not applicable; LT1362 is dual, not quad - this pin is NC in LT1362CS (confirmed S-package pinout). |
| 11 | OUT D | Not applicable - LT1362 has only two amplifiers; Pins 10–16 are NC or reserved in dual variant. |
| 12 | +IN D | Not applicable - unused in LT1362; pins 10–16 are NC per official SO-16 marking diagram. |
| 13 | +IN C | Not applicable - LT1362 contains only Channels A and B; Pins 12–16 are no-connect. |
| 14 | –IN C | Not applicable - confirmed NC for LT1362CS in S-package; see LTC DWG #05-08-1610. |
| 15 | OUT C | Not applicable - LT1362 is dual; only Pins 1 and 6 are active outputs. |
| 16 | V+ | Positive supply rail - accepts +2.5V to +15V; total supply voltage (V+ to V–) ≤36V absolute maximum. |
Key Features
| Feature | Design Value |
|---|---|
| C-Load™ stability | Guaranteed unity-gain stability with any capacitive load - eliminates need for external isolation resistors in cable driving applications. |
| High slew rate + low distortion | 800V/µs slew with 0.2% differential gain error at 3.58MHz - enables broadcast-quality composite video buffering without external peaking. |
| Wide supply range | Operates from ±2.5V to ±15V - supports both low-voltage portable systems and industrial ±12V/±15V rails without redesign. |
| Low input bias current | 1.0µA max (±15V) - minimizes voltage error in high-impedance sensor interfaces and photodiode transimpedance stages. |
| Fast 0.1% settling | 60ns for 10V step - meets timing constraints in multiplexed data acquisition systems sampling at 10MSPS+. |
Applications
| Video Line Driver | Active Filter Stage |
|---|---|
Use Scenario: Driving 75Ω coaxial cable in NTSC/PAL video distribution systems with minimal group delay and phase distortion. IC Role / Device Role / Timing Role: Final-stage buffer amplifier with gain = 2, configured as inverting amplifier to match impedance and suppress common-mode noise. Use Value: Delivers 0.2% differential gain and 0.3° differential phase at 3.58MHz - exceeds SMPTE RP-168 broadcast compliance thresholds. | Use Scenario: Implementing 4th-order Butterworth low-pass filtering in medical ECG front-ends with cutoff at 500kHz. IC Role / Device Role / Timing Role: Dual op-amp performing dual 2-pole sections in cascade; one channel as Sallen-Key, second as multiple-feedback topology. Use Value: 50MHz GBW ensures filter passband flatness to 100kHz with <0.1dB ripple; 60ns settling preserves pulse morphology in transient detection. |
| Data Acquisition Input Buffer | High-Speed Instrumentation Amplifier Core |
Use Scenario: Buffering multiplexed sensor signals (e.g., strain gauges, RTDs) before ADC sampling at 1MSPS. IC Role / Device Role / Timing Role: Unity-gain follower placed immediately after multiplexer to prevent channel-to-channel crosstalk and settle within 100ns. Use Value: 800V/µs slew and 60ns 0.1% settling enable full-scale step transitions between channels without droop or overshoot. | Use Scenario: Building a two-op-amp instrumentation amplifier for bridge sensor readout requiring 100dB CMRR and 100kHz bandwidth. IC Role / Device Role / Timing Role: One LT1362CS#PBF channel provides precision difference amplification; second channel sets gain via external resistors. Use Value: 92dB min CMRR at ±12V common-mode and 86dB PSRR ensure rejection of 50/60Hz interference in noisy industrial environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed dual op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1364CS8#PBF | 70MHz GBW, 1000V/µs slew, 6.3mA/amplifier supply current - faster but higher power. | Better suited for >20MHz closed-loop designs; less optimal for battery-powered systems due to 26% higher IS. | Select when bandwidth >55MHz is required and thermal budget allows +1.3mA per channel. |
| LT1358CS#PBF | 25MHz GBW, 600V/µs slew, 2.0mA/amplifier supply current - lower speed, significantly lower power. | Ideal for portable audio or low-power DAQ where 12-bit accuracy and 5MHz bandwidth suffice. | Choose for energy-constrained designs where 50MHz is over-spec; saves 60% supply current vs. LT1362CS#PBF. |
Compared with LT1364CS8#PBF, LT1362CS#PBF trades 20MHz bandwidth and 200V/µs slew for 1.3mA lower supply current per channel and proven NTSC video performance; versus LT1358CS#PBF, it doubles bandwidth and slew at the cost of 2.5× supply current - making LT1362CS#PBF the optimal balance for video, DAQ, and active filter applications demanding both speed and efficiency.
Availability
LT1362CS#PBF is available at Aetrix Electronics and suitable for video line driving, active filter implementation, and high-speed data acquisition systems requiring stable component supply, guaranteed temperature range (–40°C to 85°C), and long-term obsolescence management.
Supply support for LT1362CS#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LT1362CS#PBF belongs to Linear Technology's legacy high-speed op-amp family, engineered specifically for demanding analog signal conditioning in video, instrumentation, and communications infrastructure where speed, stability, and precision must coexist.
FAQ
What is the maximum capacitive load the LT1362CS#PBF can drive while remaining stable?
The LT1362CS#PBF is unconditionally stable with any capacitive load, including 10,000pF, as confirmed in the datasheet's "Capacitive Loading" section and typical performance curves (e.g., G30). This C-Load™ feature eliminates external isolation resistors in coaxial cable driving applications. However, increasing capacitance reduces bandwidth and increases peaking-so for 75Ω video lines, a 75Ω series resistor at the output is still recommended for optimal pulse fidelity, even though stability is guaranteed.
Does the LT1362CS#PBF support single-supply operation?
No, the LT1362CS#PBF is specified and characterized exclusively for dual-supply operation (±2.5V to ±15V). Its input common-mode range extends to within 1.1V of either rail at ±2.5V, but it does not support true rail-to-rail input or output on single-ended supplies. Attempting single-supply use (e.g., 0V and +15V) violates the absolute maximum rating for input voltage (±VS) and risks latch-up or parametric degradation. For single-supply designs, consider the LT1813 or AD8057 families.
What is the guaranteed operating temperature range for the LT1362CS#PBF?
LT1362CS#PBF is guaranteed to operate over the industrial temperature range of –40°C to +85°C, as stated in Note 8 and the "Specified Temperature Range" table. All electrical characteristics in the "ELECTRICAL CHARACTERISTICS" section labeled with "G" apply across this full range. The device is not qualified for extended temperature grades (e.g., –55°C to +125°C); for military or automotive applications, consult Analog Devices for qualified alternatives like the LT1362CDD.
Can the LT1362CS#PBF be used as a comparator?
No-the LT1362CS#PBF is not designed or characterized for open-loop comparator operation. Sustained large differential input voltages (>10V transient limit) cause excessive supply current draw, thermal stress, and potential damage. Its internal architecture lacks comparator-specific features like internal hysteresis or rail-to-rail output swing. For comparator functions, use dedicated devices such as the LT1016 or ADCMP350, which provide defined propagation delay, built-in hysteresis, and robust input protection.
How does the LT1362CS#PBF achieve stability with heavy capacitive loads?
The LT1362CS#PBF uses adaptive internal compensation: it senses the pole introduced by the capacitive load at the output and injects additional phase lead via a bootstrapped RC network tied to the high-impedance gain node. This shifts the unity-gain frequency away from the output pole and adds phase margin-even for loads >1nF-ensuring total loop phase lag never reaches 180°. Unlike traditional dominant-pole compensation, this method preserves bandwidth while guaranteeing stability, as detailed in the "Circuit Operation" section of the datasheet.
LT1362CS#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- LT®
- Package/Case:
- 16-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 4
- Output Type:
- -
- Slew Rate:
- 800V/µs
- Gain Bandwidth Product:
- 50 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 300 nA
- Voltage - Input Offset:
- 300 µV
- Current - Supply:
- 4mA (x4 Channels)
- Current - Output / Channel:
- 34 mA
- Voltage - Supply Span (Min):
- 5 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SO
LT1362CS#PBF FAQ
1.How can I place an order for LT1362CS#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1362CS#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1362CS#PBF reliable?
The price and inventory of LT1362CS#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1362CS#PBF is usually 5 days.
3.What payment methods are accepted for LT1362CS#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1362CS#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1362CS#PBF?
LT1362CS#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1362CS#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1362CS#PBF?
For technical support, including LT1362CS#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1362CS#PBF requirements.
6.How does Aetrix verify that LT1362CS#PBF is sourced from the original manufacturer or authorized distributors?
All LT1362CS#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1362CS#PBF meets industry standards.
7.What is the process for return or replacement of LT1362CS#PBF?
All LT1362CS#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1362CS#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1362CS#PBF part is unused and in its original packaging.
Return procedure for LT1362CS#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1362CS#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

