Analog Devices Inc. LT1468ACDD-2#PBF
- Part No.:
- LT1468ACDD-2#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
LT1468ACDD-2#PBF.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8DFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,225
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1468ACDD-2#PBF from Analog Devices (acquired Linear Technology) is a decompensated precision high-speed operational amplifier optimized for gain ≥ 2, delivering 16-bit DC accuracy with 200MHz gain bandwidth, 30V/µs slew rate, and 75µV max input offset voltage. It serves as a current-to-voltage converter for 16-bit DACs and as an ADC buffer in high-fidelity data acquisition systems.
For engineers reviewing the LT1468ACDD-2#PBF datasheet, LT1468ACDD-2#PBF pinout, LT1468ACDD-2#PBF application, or LT1468ACDD-2#PBF equivalent, key selection criteria include its AV ≥ 2 stability requirement, DFN-8 (3mm × 3mm) package thermal performance, ±5V/±15V dual-supply operation, and verified 150µV settling to 10V step - critical for precision I-to-V and sampling system design.
Technical Context
The LT1468ACDD-2#PBF uses a decompensated two-stage transconductance amplifier architecture with internal bias current cancellation at the inverting input, tailored for low-error inverting configurations like DAC I-to-V conversion. Its open-loop gain exceeds 1000 V/mV into 2kΩ load at ±15V supply, supporting high loop gain at signal frequencies up to 100kHz.
Stability is guaranteed only for closed-loop gains of 2 or greater (AV = –1 or AV = +2), enforced by reduced internal compensation capacitance. Input stage protection includes 100Ω series resistors and back-to-back diodes per input, with ESD clamps to both supplies - limiting differential input voltage to ≤0.7V and input current to ≤10mA.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 200MHz at ±15V - ensures >60dB open-loop gain at 100kHz for low distortion in ADC buffering. |
| Slew Rate | 30V/µs at ±15V - enables full-scale 10V step settling in ≤800ns to 150µV error, critical for fast DAC output settling. |
| Input Offset Voltage (max) | 75µV at ±15V, 0°C to 70°C - supports <1 LSB error in 16-bit DAC I-to-V converters with 6kΩ feedback. |
| Inverting Input Bias Current (max) | 10nA at ±15V - minimized via factory trim at VCM = 0V, reducing offset error in current-sensing applications. |
| Output Swing | ±12.8V into 2kΩ at ±15V - delivers rail-to-rail usable dynamic range for ±12V signal chains without clipping. |
| Input Voltage Noise | 5nV/√Hz at 10kHz - dominates total noise for source impedances <1kΩ, enabling low-noise photodiode amplification. |
| Common-Mode Rejection | 110dB at ±12.5V CM input - suppresses supply-coupled interference in single-supply referenced sensor front-ends. |
Pinout & Package
LT1468ACDD-2#PBF is housed in an 8-lead (3mm × 3mm) plastic DFN package with exposed pad internally connected to V–. Pin 8 is unconnected (DNC) and reserved for factory inverting input bias current trim; no external connection is permitted.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - NULL | Offset null (not used) | No connection required; unused pin for internal trimming only. |
| 2 - –IN | Inverting input | Factory-trimmed for minimal bias current (≤10nA); primary node for I-to-V feedback networks. |
| 3 - +IN | Noninverting input | Untrimmed; higher bias current variation; used for reference or sensor grounding in instrumentation amps. |
| 4 - V– | Negative supply | Internally bonded to exposed thermal pad; must be soldered to PCB ground plane for thermal management. |
| 5 - DNC* | Do not connect | Reserved pin; no internal connection - leave floating or grounded per layout best practice. |
| 6 - V+ | Positive supply | Accepts ±5V or ±15V; requires local 0.01µF + 1µF bypassing to minimize supply-induced distortion. |
| 7 - OUT | Amplifier output | Capable of ±12.8V swing into 2kΩ; drives ADC inputs or active filter stages directly. |
| 8 - NULL | Trim access (factory only) | Permanently unconnected; violation risks calibration drift or device damage. |
Key Features
| Feature | Design Value |
|---|---|
| 16-bit DC accuracy | 75µV max VOS and 2µV/°C drift over 0°C–70°C enable sub-LSB error in 16-bit DAC I-to-V conversion. |
| Gain ≥ 2 stability | Decompensated design achieves 200MHz GBW while remaining stable only at AV ≥ 2 - prevents oscillation in precision gain-of-2 buffers. |
| Optimized total input noise | Minimum integrated noise achieved with 1kΩ < RS < 20kΩ sources - matches typical DAC output impedance and photodiode bias networks. |
| Low distortion at 100kHz | –96.5dB THD for 10VP-P output - preserves spectral purity in AC-coupled data acquisition front-ends. |
| Thermally enhanced DFN | θJA = 43°C/W with exposed V– pad soldered to ground plane - sustains 5.2mA supply current at 85°C ambient without derating. |
Applications
| 16-Bit DAC I-to-V Converter | Precision Instrumentation Amplifier |
|---|---|
Use Scenario: Converting 16-bit current-output DAC (e.g., LTC1597) into precise voltage with <1 LSB error. IC Role / Device Role / Timing Role: Primary I-to-V transimpedance amplifier with gain-setting resistor and optional CF compensation. Use Value: 75µV VOS and 10nA IB– ensure offset error <1 LSB at 6kΩ feedback; 800ns settling to 150µV meets 100ksps+ sampling requirements. |
Use Scenario: High-gain, low-drift front-end for strain gauge or RTD sensors in industrial measurement. IC Role / Device Role / Timing Role: First-stage gain block in 3-op-amp instrumentation topology, configured for AV = +2 or –2. Use Value: 110dB CMRR rejects common-mode noise from long sensor leads; 200MHz GBW maintains phase margin across 10kHz bandwidth. |
| ADC Buffer (S/H Input Driver) | Low-Distortion Active Filter |
Use Scenario: Driving SAR or sigma-delta ADC sample-and-hold inputs with full 16-bit linearity and minimal charge kickback. IC Role / Device Role / Timing Role: Noninverting unity-gain follower (AV = +1 not supported) or gain-of-2 buffer preceding ADC input. Use Value: ±12.8V output swing into 2kΩ ensures full-scale drive of ±12V ADC references; –96.5dB THD preserves SFDR above 90dB. |
Use Scenario: 4th-order Butterworth or Bessel filter stage in medical imaging or test equipment signal chains. IC Role / Device Role / Timing Role: High-Q gain stage in multiple-feedback or state-variable topology requiring wide bandwidth and low group delay variation. Use Value: 30V/µs slew rate prevents slew-induced distortion on 10VP-P filter outputs; 200MHz GBW supports filter cutoffs up to 5MHz. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1468CS8-2#PBF | Same core specs (200MHz GBW, 75µV VOS), but in SO-8 package with θJA = 190°C/W. | Lower power density handling; suitable for low-volume prototyping where thermal constraints are relaxed. | Select when board space allows SO-8 and thermal management via airflow is feasible. |
| LT1469-2#PBF | Dual-channel version with identical per-amplifier specs; 14mA total supply current vs 5.2mA for single LT1468ACDD-2#PBF. | Enables matched dual-path signal conditioning (e.g., I/Q channels) without inter-device gain/phase mismatch. | Select when dual amplifiers are needed in same footprint-constrained layout, accepting higher quiescent power. |
Compared with LT1468CS8-2#PBF, the LT1468ACDD-2#PBF offers 4.4× lower thermal resistance for high-duty-cycle operation; compared with LT1469-2#PBF, it reduces supply current by 63% and eliminates channel-to-channel crosstalk in single-ended designs.
Availability
LT1468ACDD-2#PBF is available at Aetrix Electronics and suitable for high-accuracy data acquisition systems, 16-bit DAC interface modules, and precision instrumentation amplifier designs requiring stable component supply across extended production cycles.
Supply support for LT1468ACDD-2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (including former Linear Technology) designs high-performance analog, mixed-signal, and digital signal processing ICs for precision measurement, industrial automation, and communications infrastructure.
The LT1468 family targets high-speed precision signal conditioning where 16-bit DC accuracy must coexist with >100MHz AC performance - specifically engineered for DAC I-to-V conversion, ADC buffering, and low-distortion active filtering.
FAQ
What is the minimum stable gain for LT1468ACDD-2#PBF?
The LT1468ACDD-2#PBF is decompensated and specified stable only for closed-loop gains of 2 or greater (AV ≥ 2), including inverting configurations with AV = –1. Using it at unity gain risks oscillation due to insufficient phase margin; for AV = 1 applications, the unity-gain-stable LT1468 is recommended instead of the LT1468ACDD-2#PBF.
Can LT1468ACDD-2#PBF operate from a single +10V supply?
No. The LT1468ACDD-2#PBF is specified only for symmetric dual supplies: ±5V or ±15V. Its input common-mode range extends to within 0.5V of V+ and to V–, but operation with single-ended supplies violates Absolute Maximum Ratings and invalidates all electrical characteristics. For single-supply designs, consider rail-to-rail input/output op amps instead of the LT1468ACDD-2#PBF.
What is the purpose of Pin 8 on LT1468ACDD-2#PBF?
Pin 8 on the LT1468ACDD-2#PBF is an unconnected (DNC) terminal reserved exclusively for factory trimming of the inverting input bias current. It has no internal circuit connection and must remain unconnected in all PCB layouts. Soldering, grounding, or routing to any net will compromise input bias performance and may damage the device.
How does the DFN package of LT1468ACDD-2#PBF improve thermal performance?
The LT1468ACDD-2#PBF's 3mm × 3mm DFN package features an exposed thermal pad internally tied to V–, achieving θJA = 43°C/W when soldered to a 1-in² copper area. This is 4.4× more efficient than the SO-8 variant (θJA = 190°C/W), allowing continuous operation at full 5.2mA supply current up to 85°C ambient without derating - critical for compact, sealed instrumentation enclosures.
Is LT1468ACDD-2#PBF suitable for photodiode transimpedance applications?
Yes - the LT1468ACDD-2#PBF is optimized for photodiode amplification: its 0.6pA/√Hz input current noise and 5nV/√Hz voltage noise yield minimum total input noise with source resistances between 1kΩ and 20kΩ, matching typical photodiode bias networks. Its 200MHz GBW also supports high-bandwidth optical receivers when paired with low-capacitance diodes and proper CF compensation.
LT1468ACDD-2#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 30V/µs
- Gain Bandwidth Product:
- 200 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 10 nA
- Voltage - Input Offset:
- 30 µV
- Current - Supply:
- 3.9mA
- Current - Output / Channel:
- 22 mA
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (3x3)
LT1468ACDD-2#PBF FAQ
1.How can I place an order for LT1468ACDD-2#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1468ACDD-2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1468ACDD-2#PBF reliable?
The price and inventory of LT1468ACDD-2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1468ACDD-2#PBF is usually 5 days.
3.What payment methods are accepted for LT1468ACDD-2#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1468ACDD-2#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1468ACDD-2#PBF?
LT1468ACDD-2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1468ACDD-2#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1468ACDD-2#PBF?
For technical support, including LT1468ACDD-2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1468ACDD-2#PBF requirements.
6.How does Aetrix verify that LT1468ACDD-2#PBF is sourced from the original manufacturer or authorized distributors?
All LT1468ACDD-2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1468ACDD-2#PBF meets industry standards.
7.What is the process for return or replacement of LT1468ACDD-2#PBF?
All LT1468ACDD-2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1468ACDD-2#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1468ACDD-2#PBF part is unused and in its original packaging.
Return procedure for LT1468ACDD-2#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1468ACDD-2#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

