Analog Devices Inc. LT1713IMS8#TRPBF
- Part No.:
- LT1713IMS8#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Comparators
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LT1713IMS8#TRPBF.pdf
- Description:
- IC COMPARATOR 1 W/LATCH 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,563
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1713IMS8#TRPBF from Analog Devices (formerly Linear Technology) is a single, ultrafast 7ns rail-to-rail input/output comparator with internal TTL/CMOS-compatible latch, optimized for 2.4V–12V single or ±2.4V–±6V dual supplies. It delivers 5mA supply current per comparator, 0.5–3ns differential propagation delay, and rail-to-rail complementary outputs capable of sinking 10mA to within 0.5V of GND or sourcing 10mA to within 0.7V of V+. It is used in high-speed crystal oscillator circuits, pulse width modulators, and fast A/D converter front-ends.
For engineers reviewing the LT1713IMS8#TRPBF datasheet, LT1713IMS8#TRPBF pinout, LT1713IMS8#TRPBF application, or LT1713IMS8#TRPBF equivalent, key selection criteria include propagation delay at low overdrive (8.5ns at 5mV), latch enable hysteresis (≈100mV), input common-mode range extending 100mV beyond rails, output drive capability under load, and MSOP-8 thermal performance (θJA = 250°C/W).
Technical Context
The LT1713IMS8#TRPBF employs a rail-to-rail differential input stage composed of complementary NPN/PNP pairs, enabling operation with inputs up to 100mV beyond either supply rail without phase reversal. Its matched complementary outputs are internally latched via a dedicated LATCH ENABLE pin with built-in 100mV hysteresis to reject slow or noisy control signals.
Propagation delay is specified with 10pF load and 1kΩ test load referenced to mid-supply (single supply) or ground (dual supply). The latch function holds output state as long as the LATCH ENABLE pin remains high, with 8ns latch propagation delay, 1.5ns setup time, and zero hold time - enabling precise timing capture in high-speed sampling systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Propagation Delay | 7ns typical at 20mV overdrive; enables sub-10ns decision timing in high-speed trigger and sampling circuits. |
| Input Common-Mode Range | –0.1V to V+ + 0.1V (single supply); supports inputs beyond rails without phase reversal or latch corruption. |
| Output Drive Capability | Sinks 10mA to ≤0.5V above GND; sources 10mA to ≤0.7V below V+ - directly interfaces TTL/CMOS logic without level-shifting. |
| Latch Enable Hysteresis | ≈100mV; prevents false triggering from slow-rising or noisy latch control signals in industrial environments. |
| Supply Current (Per Comparator) | 5.5–7.5mA at 5V; balances speed and power for battery-sensitive or thermally constrained designs. |
| Input Offset Voltage | 0.5–4mV (25°C); stable over temperature (5µV/°C drift) - critical for precision window and threshold detection. |
| Operating Temperature | –40°C to +85°C (industrial grade); validated across full range for reliable deployment in embedded systems. |
Pinout & Package
LT1713IMS8#TRPBF is housed in an 8-lead plastic MSOP package (3.0mm × 3.0mm × 0.86mm), rated for θJA = 250°C/W, with exposed pad not electrically connected. Pin 1 is V+, pin 6 is GND, and pin 5 is LATCH ENABLE - all pins are surface-mount compatible with standard reflow profiles.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| V+ (Pin 1) | Positive supply input | Accepts 2.4V–12V single or +5V in dual-supply mode; powers internal amplifier and latch circuitry. |
| +IN (Pin 2) | Noninverting input | Rail-to-rail capable; accepts signals from –0.1V to V+ + 0.1V; low bias current (<2µA) minimizes source impedance errors. |
| –IN (Pin 3) | Inverting input | Complementary to +IN; identical rail-to-rail range and bias behavior - enables symmetric differential sensing. |
| V– (Pin 4) | Negative supply input | Accepts 0V (ground) or –5V; defines lower rail for dual-supply operation and common-mode reference. |
| LATCH ENABLE (Pin 5) | Digital latch control | Active-high TTL/CMOS-compatible input; internal 100mV hysteresis ensures noise immunity during assertion/deassertion. |
| GND (Pin 6) | Ground reference | Return path for output loads and internal circuitry; must be low-impedance to maintain timing accuracy and latch integrity. |
| Q (Pin 7) | Noninverting output | Active-high rail-to-rail CMOS/TTL output; complements Q̅; drives 10mA load while maintaining logic-level margins. |
| Q̅ (Pin 8) | Inverting output | Active-low rail-to-rail CMOS/TTL output; complements Q; provides differential signaling capability for noise rejection. |
Key Features
| Feature | Design Value |
|---|---|
| Ultrafast 7ns propagation delay | Enables >65MHz toggle frequency and sub-10ns pulse discrimination in ATE and high-speed data acquisition. |
| Rail-to-rail complementary outputs | Eliminates need for external level shifters when interfacing with 3.3V/5V logic families - reduces BOM count and layout complexity. |
| Internal latch with hysteresis | Allows synchronous sampling of transient events without external flip-flops; 100mV hysteresis rejects EMI-coupled latch glitches. |
| Input overvoltage tolerance | Withstands inputs up to 100mV beyond rails without phase reversal - protects against signal transients in motor control or sensor front-ends. |
| Wide supply flexibility | Operates from 2.4V single supply to ±6V dual supply - supports legacy 5V systems and modern low-voltage embedded platforms. |
Applications
| Crystal Oscillator Circuits | High-Speed Sampling Circuits |
|---|---|
Use Scenario: Voltage-tunable 4× NTSC subcarrier oscillator (14.31818MHz) using varactor diode biasing and series-resonant crystal topology. IC Role / Device Role / Timing Role: LT1713IMS8#TRPBF functions as the gain element and zero-crossing detector in a Pierce-style oscillator, providing square-wave output and clean sine-wave feedback via filtering. Use Value: Achieves ±240ppm tuning range over 0–5V control voltage and <40psRMS jitter on 3V supply - meets broadcast-grade phase-lock stability requirements. | Use Scenario: Edge-triggered sampling of fast analog pulses in automatic test equipment (ATE) and digital oscilloscope front-ends. IC Role / Device Role / Timing Role: LT1713IMS8#TRPBF compares input signal against reference threshold and latches result synchronously to system clock edge via LATCH ENABLE pin. Use Value: 8.5ns propagation delay at 5mV overdrive and 1.5ns latch setup time enable accurate capture of <100ps-wide pulses without timing skew or metastability. |
| Pulse Width Modulators | Current Sense for Switching Regulators |
Use Scenario: High-frequency PWM generator where comparator output directly drives gate driver in DC-DC converter feedback loop. IC Role / Device Role / Timing Role: LT1713IMS8#TRPBF compares ramp waveform against error-amplifier output to generate duty-cycle-modulated square wave. Use Value: 7ns propagation delay and rail-to-rail output swing ensure minimal dead-time uncertainty and fast MOSFET switching transitions - improving efficiency at >1MHz switching frequencies. | Use Scenario: High-side current sensing in buck/boost converters using shunt resistor and precision reference. IC Role / Device Role / Timing Role: LT1713IMS8#TRPBF detects overcurrent condition by comparing amplified shunt voltage against fixed threshold and asserts fault latch. Use Value: Input common-mode range extending 100mV beyond V+ allows direct sensing at high-side node without level-shifting; latch holds fault state until system reset - enhancing safety compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed comparator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MAX961ASA+ | 7ns propagation delay, rail-to-rail inputs, no internal latch; requires external flip-flop for data retention. | Lacks integrated latch - increases component count and board area in sampling or ATE applications requiring state-hold. | Select when latch functionality is implemented elsewhere and lowest possible quiescent current (2.5mA) is prioritized over integration. |
| ADCMP600BRMZ | 5.5ns propagation delay, 3.5mA supply current, rail-to-rail inputs, no latch; offers faster response but no data retention. | Superior speed and lower power, but lacks latch - unsuitable for applications requiring asynchronous event capture without additional logic. | Prefer for ultra-high-speed threshold detection where timing margin is critical and external latching is acceptable. |
Compared with MAX961ASA+ and ADCMP600BRMZ, the LT1713IMS8#TRPBF uniquely integrates latch functionality with rail-to-rail I/O and robust overvoltage tolerance - reducing system-level complexity in pulse-width modulation, crystal oscillation, and fault-detection circuits where deterministic state capture is required.
Availability
LT1713IMS8#TRPBF is available at Aetrix Electronics and suitable for high-speed sampling circuits, crystal oscillator designs, and current-sense protection systems requiring stable component supply, consistent parametric performance, and long-term industrial-grade availability.
Supply support for LT1713IMS8#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, datasheet documentation, and application engineering for legacy Linear parts including the LT1713IMS8#TRPBF.
The LT1713IMS8#TRPBF belongs to Linear's UltraFast™ comparator family, designed specifically for high-speed timing-critical applications such as ATE, switching regulator control, and precision oscillator circuits where sub-10ns decision latency and rail-to-rail interface capability are essential.
FAQ
What is the maximum supply voltage rating for LT1713IMS8#TRPBF?
The LT1713IMS8#TRPBF has an absolute maximum positive-to-negative supply voltage of 12.6V. When operated on single supply, V+ to GND must not exceed 12.6V; for dual supply, V+ to V– must not exceed 12.6V, and V– must remain between –7V and 0V. Exceeding these limits risks permanent damage to the LT1713IMS8#TRPBF die.
Does LT1713IMS8#TRPBF support true rail-to-rail input operation?
Yes, the LT1713IMS8#TRPBF supports rail-to-rail input operation with a common-mode range extending 100mV beyond both supply rails - i.e., from –0.1V to V+ + 0.1V on single supply, or –5.1V to +5.1V on ±5V supplies. This is verified across –40°C to +85°C and enables direct interfacing with sensors and DACs operating at supply extremes.
How does the internal latch in LT1713IMS8#TRPBF behave during power-up?
During power-up, the LT1713IMS8#TRPBF latch defaults to transparent (flow-through) mode because the LATCH ENABLE pin floats low when unconnected. To ensure predictable startup behavior, tie LATCH ENABLE to GND for immediate transparency or to a controlled logic signal. The LT1713IMS8#TRPBF latch only captures and holds data when LATCH ENABLE is actively driven high.
Can LT1713IMS8#TRPBF drive 50Ω transmission lines directly?
No, the LT1713IMS8#TRPBF is not designed for direct 50Ω line driving. Its outputs are optimized for CMOS/TTL loading (≤10mA into resistive loads). For 50Ω transmission lines, use a dedicated high-speed buffer (e.g., LTC681) or add series termination. Driving 50Ω loads directly may cause excessive current draw, timing distortion, and degraded jitter performance in the LT1713IMS8#TRPBF.
What is the guaranteed propagation delay specification for LT1713IMS8#TRPBF over temperature?
The LT1713IMS8#TRPBF guarantees a maximum propagation delay of 12.5ns over the full –40°C to +85°C industrial temperature range, measured at 20mV overdrive with 10pF load and 1kΩ test load. At 25°C, typical delay is 7ns; at 5mV overdrive, typical delay is 8.5ns - both values are characterized but not fully guaranteed across temperature.
LT1713IMS8#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Series:
- UltraFast™
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Type:
- with Latch
- Number of Elements:
- 1
- Output Type:
- CMOS, Complementary, Rail-to-Rail, TTL
- Voltage - Supply, Single/Dual (±):
- 2.4V ~ 12V, ±2.4V ~ 6V
- :
- 4mV @ 5V
- Voltage - Input Offset (Max):
- 2µA @ 5V
- Current - Input Bias (Max):
- 20mA
- Current - Output (Typ):
- 7.5mA
- Current - Quiescent (Max):
- 70dB CMRR, 80dB PSRR
- CMRR, PSRR (Typ):
- 11ns
- Propagation Delay (Max):
- -
- Hysteresis:
- -40°C ~ 85°C
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- Surface Mount
- :
- 8-MSOP
LT1713IMS8#TRPBF FAQ
1.How can I place an order for LT1713IMS8#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1713IMS8#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1713IMS8#TRPBF reliable?
The price and inventory of LT1713IMS8#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1713IMS8#TRPBF is usually 5 days.
3.What payment methods are accepted for LT1713IMS8#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1713IMS8#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1713IMS8#TRPBF?
LT1713IMS8#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1713IMS8#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1713IMS8#TRPBF?
For technical support, including LT1713IMS8#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1713IMS8#TRPBF requirements.
6.How does Aetrix verify that LT1713IMS8#TRPBF is sourced from the original manufacturer or authorized distributors?
All LT1713IMS8#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1713IMS8#TRPBF meets industry standards.
7.What is the process for return or replacement of LT1713IMS8#TRPBF?
All LT1713IMS8#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1713IMS8#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1713IMS8#TRPBF part is unused and in its original packaging.
Return procedure for LT1713IMS8#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1713IMS8#TRPBF Tags

-
LM2903DR
Texas Instruments
-
LM339DR
Texas Instruments

-
LM339PWR
Texas Instruments

-
LM393DT
STMicroelectronics

-
LM2901PWR
Texas Instruments

-
LM2903DT
STMicroelectronics

-
LM393DR
Texas Instruments
-
LM239DR
Texas Instruments

-
LM339APWR
Texas Instruments

-
LM2903P
Texas Instruments

-
LM393ADR
Texas Instruments

-
NCX2200GMAZ
NXP Semiconductors
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

