Analog Devices Inc. LT1793ACS8#PBF
- Part No.:
- LT1793ACS8#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LT1793ACS8#PBF.pdf
- Description:
- IC OPAMP JFET 1 CIRCUIT 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:527
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1793ACS8#PBF from Analog Devices (formerly Linear Technology) is a precision JFET-input operational amplifier optimized for ultra-low-noise, high-impedance transducer signal conditioning. It delivers 6 nV/√Hz input voltage noise density at 1 kHz, 0.8 fA/√Hz input current noise density, and 3 pA typical input bias current over full common-mode range - enabling sub-picoampere-level signal integrity in photodiode, hydrophone, and piezoelectric sensor front ends.
For engineers reviewing the LT1793ACS8#PBF datasheet, LT1793ACS8#PBF pinout, LT1793ACS8#PBF application, or LT1793ACS8#PBF equivalent, key selection criteria include verified 1.5 pF input capacitance, guaranteed 4.2 MHz gain-bandwidth product, 10¹³ Ω common-mode input resistance, ±13.2 V output swing into 10 kΩ, and unconditional stability with 1000 pF capacitive loads - all confirmed across ±5 V and ±15 V supply operation.
Technical Context
The LT1793ACS8#PBF employs a JFET differential input stage with matched gate structures to maintain sub-10 pA bias current across –10.5 V to +13.5 V common-mode voltage, eliminating input-stage phase reversal and enabling robust DC-coupled high-Z sensing. Its noise architecture combines low-voltage-noise JFETs with optimized current-noise suppression, yielding total input-referred noise minima at source impedances >50 kΩ.
It features fully tested 100% voltage noise (≤8 nV/√Hz), slew rate (3.4 V/µs), and gain-bandwidth (4.2 MHz), with offset voltage adjustable via external potentiometer (pin 1 & 8). The amplifier remains stable at unity gain with ≥1000 pF load capacitance without external compensation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Noise Density | 6 nV/√Hz @ 1 kHz - enables lowest total noise in transducer interfaces above 50 kΩ source impedance |
| Input Current Noise Density | 0.8 fA/√Hz @ 1 kHz - minimizes current-noise contribution in high-Z (>100 MΩ) photodiode or piezo applications |
| Input Bias Current | 3 pA typ, 10 pA max (warmed up) - stable over full common-mode range, preserving 10¹³ Ω effective input resistance |
| Gain-Bandwidth Product | 4.2 MHz typ - supports stable closed-loop gains ≥1 with bandwidth up to ~400 kHz at G = 10 |
| Input Capacitance | 1.5 pF - ensures high AC gain linearity and minimal phase shift when buffering capacitive transducers |
| Output Swing | ±13.2 V into 10 kΩ @ ±15 V supplies - provides >26 VPP dynamic range for low-distortion signal acquisition |
| Slew Rate | 3.4 V/µs - supports fast settling of low-amplitude, high-impedance signals without slew-induced distortion |
| Common-Mode Input Range | –10.5 V to +13.5 V @ ±15 V supplies - enables rail-to-rail input operation without phase reversal or latch-up |
Pinout & Package
LT1793ACS8#PBF is housed in an 8-lead plastic SOIC (S8) package with JEDEC MS-012AC footprint, 1.27 mm lead pitch, and 5.0 mm × 6.2 mm body dimensions. Thermal resistance θJA = 190°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VOS ADJ (–) | Negative offset null terminal - connects to wiper of 10 kΩ–200 kΩ potentiometer referenced to V– |
| 2 | –IN A | Inverting input - high-impedance JFET gate node; 1.5 pF capacitance, 10¹³ Ω resistance |
| 3 | +IN A | Non-inverting input - matched JFET gate; identical impedance and noise characteristics as –IN |
| 4 | V– | Negative supply rail - must be decoupled locally; supports operation down to –20 V absolute max |
| 5 | NC | No connect - internal die pad; electrically isolated, no bonding wire |
| 6 | V+ | Positive supply rail - supports operation up to +20 V absolute max; requires local 0.1 µF ceramic bypass |
| 7 | OUT | Amplifier output - drives ≥10 kΩ resistive or ≥1000 pF capacitive loads unconditionally stable |
| 8 | VOS ADJ (+) | Positive offset null terminal - connects to opposite end of same potentiometer tied to V– |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low total input noise | 6 nV/√Hz voltage noise + 0.8 fA/√Hz current noise - optimal for source impedances >50 kΩ |
| Stable bias current over CM range | 3 pA typ maintained from –10.5 V to +13.5 V - eliminates CM-induced current-noise degradation |
| Guaranteed noise & speed specs | 100% tested for voltage noise ≤8 nV/√Hz, slew rate ≥3.4 V/µs, GBW ≥4.2 MHz |
| Unity-gain stable with heavy capacitive load | Unconditionally stable driving ≥1000 pF - eliminates need for isolation resistor or feedback capacitor |
| Offset voltage adjustability | External 10 kΩ–200 kΩ potentiometer between pins 1/8 and V– - enables <1 mV residual offset after trim |
| Wide-supply compatibility | Specified performance from ±5 V to ±20 V - supports low-power portable and high-dynamic-range industrial systems |
Applications
| Photocurrent Amplification | Hydrophone Signal Conditioning |
|---|---|
Use Scenario: Amplifying weak photocurrents from reverse-biased photodiodes in spectroscopy or optical power meters. IC Role / Device Role / Timing Role: Transimpedance amplifier front end with 1.5 pF input capacitance minimizing phase margin loss and ensuring stability with large photodiode junction capacitance. Use Value: 0.8 fA/√Hz current noise enables detection of sub-picoampere signals; 6 nV/√Hz voltage noise prevents thermal noise dominance below 100 kΩ feedback resistance. | Use Scenario: Low-noise preamplification of underwater acoustic signals from piezoelectric hydrophones with >1 GΩ output impedance. IC Role / Device Role / Timing Role: High-Z voltage buffer with 10¹³ Ω input resistance and 3 pA bias current - preserves open-circuit voltage integrity and minimizes loading error. Use Value: 1.5 pF input capacitance ensures flat frequency response up to 100 kHz; 4.2 MHz GBW supports active filtering without gain peaking. |
| Piezoelectric Accelerometer Front End | Low-Drift Instrumentation Amplifier Core |
Use Scenario: Charge-mode amplification of high-sensitivity accelerometers (e.g., B&K 4381) requiring DC-coupled, low-drift output. IC Role / Device Role / Timing Role: Inverting charge amplifier with CF/CS gain configuration; uses matched input capacitance to minimize charge injection error. Use Value: Verified 250 µV VOS and 5 µV/°C drift enable <1.9 mV DC output error; 10¹³ Ω input resistance prevents charge leakage on CS. | Use Scenario: First-stage gain block in two- or three-op-amp instrumentation amplifiers for medical ECG or strain gauge bridges. IC Role / Device Role / Timing Role: Precision differential input amplifier with 102 dB CMRR and 98 dB PSRR - rejects common-mode interference while preserving small differential signals. Use Value: 0.25 mV max VOS and 13 µV/°C drift ensure <1 mV total offset error over 0°C–70°C; 4500 V/mV large-signal gain enables high CMR at low gains. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar JFET-input op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1792CS8#PBF | Lower 4.2 nV/√Hz voltage noise, but higher 10 pA max input bias current; no VOS adjust pins | Better for ultra-low-voltage-noise (<5 kΩ source) applications; unsuitable where bias-current stability over CM range is critical | Select LT1792CS8#PBF only if voltage noise dominates system noise and offset trimming is not required |
| OPA140AIDR | 4.6 nV/√Hz voltage noise, 0.3 fA/√Hz current noise, 1 pA max IB; rail-to-rail output, no VOS adjust | Superior current noise for >10 GΩ sources; lacks offset trim capability and 1000 pF capacitive load drive guarantee | Choose OPA140AIDR for highest-Z photodiode amps where rail-to-rail output is needed and external trim is impractical |
Compared with LT1792CS8#PBF and OPA140AIDR, the LT1793ACS8#PBF uniquely balances ultra-low voltage and current noise with full common-mode bias-current stability, offset adjustability, and guaranteed 1000 pF capacitive load drive - making it the only option meeting all four requirements simultaneously in high-precision transducer interfaces.
Availability
LT1793ACS8#PBF is available at Aetrix Electronics and suitable for photocurrent amplification, hydrophone signal conditioning, piezoelectric accelerometer front ends, instrumentation amplifier cores, and active filter design requiring stable component supply and long-term production continuity.
Supply support for LT1793ACS8#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) designs high-performance analog, mixed-signal, and RF ICs for precision measurement, signal integrity, and power management.
The LT1793ACS8#PBF belongs to Linear's precision JFET op amp family, engineered specifically for low-noise, high-input-impedance sensor signal conditioning in test equipment, medical instrumentation, and geophysical sensing.
FAQ
What is the maximum capacitive load the LT1793ACS8#PBF can drive without instability?
The LT1793ACS8#PBF is unconditionally stable driving ≥1000 pF capacitive loads at unity gain, as verified in production testing and documented in the datasheet Figure 13 (Capacitive Load Handling). This eliminates the need for series isolation resistors or feedback capacitors in transimpedance or charge amplifier configurations, preserving signal fidelity and simplifying layout. No external compensation is required for stability with any capacitive load up to and including 1000 pF.
Does the LT1793ACS8#PBF require external offset nulling, and how is it implemented?
Yes, the LT1793ACS8#PBF provides dedicated offset null terminals (pins 1 and 8) for external trimming. A 10 kΩ to 200 kΩ potentiometer is connected with its wiper to pin 1 (VOS ADJ –), one end to pin 8 (VOS ADJ +), and the other end to V–. This configuration allows adjustment of input offset voltage to <1 mV after calibration. The LT1793ACS8#PBF datasheet confirms this method yields ±1.3 mV maximum residual offset with a 10 kΩ potentiometer.
How does the LT1793ACS8#PBF maintain low input bias current across the common-mode range?
The LT1793ACS8#PBF achieves stable 3 pA typical input bias current from –10.5 V to +13.5 V common-mode voltage by using a matched JFET input stage with symmetrical gate structures and optimized biasing. Unlike conventional JFET op amps whose IB rises sharply near supply rails, the LT1793ACS8#PBF's architecture prevents gate leakage modulation, ensuring current noise remains constant. This is validated in Figure 1 of the datasheet, showing IB variation <10% across the full CM range.
Can the LT1793ACS8#PBF operate from ±5 V supplies, and are all specifications guaranteed at that voltage?
Yes, the LT1793ACS8#PBF is fully specified and guaranteed for operation from ±5 V supplies. Key parameters including input offset voltage (0.45 mV max), input bias current (4 pA max), gain-bandwidth product (2.5 MHz min), and output swing (±12.9 V into 10 kΩ) are explicitly tested and guaranteed at ±5 V per the Electrical Characteristics table. This makes the LT1793ACS8#PBF suitable for low-power portable instrumentation without sacrificing precision.
What is the input capacitance of the LT1793ACS8#PBF, and why is it critical for transducer applications?
The LT1793ACS8#PBF has a measured input capacitance of 1.5 pF (typical), specified under ±5 V and ±15 V supplies. This low value is critical because it minimizes phase shift and gain peaking when buffering high-impedance capacitive transducers (e.g., piezoelectrics, MEMS microphones), preserving frequency response linearity and stability. At 1.5 pF, the LT1793ACS8#PBF enables clean 100 kHz bandwidth in unity-gain buffer configurations - a key advantage over alternatives with >3 pF input capacitance.
LT1793ACS8#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 3.4V/µs
- Gain Bandwidth Product:
- 4.2 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 3 pA
- Voltage - Input Offset:
- 250 µV
- Current - Supply:
- 4.2mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 40 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
LT1793ACS8#PBF FAQ
1.How can I place an order for LT1793ACS8#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1793ACS8#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1793ACS8#PBF reliable?
The price and inventory of LT1793ACS8#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1793ACS8#PBF is usually 5 days.
3.What payment methods are accepted for LT1793ACS8#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1793ACS8#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1793ACS8#PBF?
LT1793ACS8#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1793ACS8#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1793ACS8#PBF?
For technical support, including LT1793ACS8#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1793ACS8#PBF requirements.
6.How does Aetrix verify that LT1793ACS8#PBF is sourced from the original manufacturer or authorized distributors?
All LT1793ACS8#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1793ACS8#PBF meets industry standards.
7.What is the process for return or replacement of LT1793ACS8#PBF?
All LT1793ACS8#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1793ACS8#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1793ACS8#PBF part is unused and in its original packaging.
Return procedure for LT1793ACS8#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1793ACS8#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
