My Inquiry
My Account
Analog Devices Inc. LT1793CN8#PBF
- Part No.:
- LT1793CN8#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
LT1793CN8#PBF.pdf
- Description:
- IC OPAMP JFET 1 CIRCUIT 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:624
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1793CN8#PBF from Analog Devices (formerly Linear Technology) is a precision JFET-input operational amplifier optimized for ultra-low-noise, high-impedance transducer signal conditioning. It delivers 6 nV/√Hz input voltage noise density at 1 kHz, 0.8 fA/√Hz input current noise density, and 3 pA typical input bias current at 25°C - enabling high-fidelity amplification of signals from hydrophones, piezoelectric accelerometers, and photodiode sensors.
For engineers reviewing the LT1793CN8#PBF datasheet, LT1793CN8#PBF pinout, LT1793CN8#PBF application, or LT1793CN8#PBF equivalent, this op amp is selected when total input-referred noise must be minimized across source impedances from 1 kΩ to >100 MΩ, especially where common-mode stability, low warm-up drift, and guaranteed ±5V/±15V operation are required in instrumentation front ends.
Technical Context
The LT1793CN8#PBF employs a matched dual-JFET input stage with guarded layout and die-level trimming to maintain sub-10 pA input bias current over its full ±10 V to +13.5 V common-mode range. Its noise performance arises from simultaneous optimization of voltage noise (6 nV/√Hz typ), current noise (0.8 fA/√Hz), and input capacitance (1.5 pF), enabling minimal total noise in high-Z sensor interfaces.
It features unconditional stability at unity gain with up to 1000 pF capacitive load, 4.2 MHz gain-bandwidth product, 3.4 V/µs slew rate, and 10¹³ Ω minimum common-mode input resistance - all verified per unit during production test for voltage noise, slew rate, and GBW.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Noise Density | 6 nV/√Hz @ 1 kHz - sets floor for low-source-resistance applications (<5 kΩ) |
| Input Current Noise Density | 0.8 fA/√Hz @ 1 kHz - dominates total noise above ~50 kΩ source impedance |
| Input Bias Current | 3 pA typ @ 25°C - stable across full common-mode range, enabling high-Z DC coupling |
| Input Capacitance | 1.5 pF - preserves gain linearity and phase margin with capacitive transducers |
| Gain-Bandwidth Product | 4.2 MHz typ - supports stable closed-loop gains ≥1 with bandwidth up to ~4 MHz |
| Slew Rate | 3.4 V/µs - enables accurate reproduction of fast transient signals without distortion |
| Common-Mode Input Range | –10.5 V to +13.5 V @ ±15 V supplies - exceeds rail-to-rail, prevents phase reversal |
Pinout & Package
LT1793CN8#PBF is housed in an 8-lead PDIP (N8) package with 0.300-inch body width, JEDEC MS-001 compliant, rated for –40°C to 85°C operation. Thermal resistance θJA = 80°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | VOS ADJ | Offset null terminal - connects to external potentiometer (50 kΩ typical) referenced to V– for fine VOS trimming |
| 2 | –IN A | Inverting input - high-impedance JFET gate node; 1.5 pF capacitance, 10¹³ Ω resistance |
| 3 | +IN A | Non-inverting input - matched JFET gate; same impedance and noise characteristics as Pin 2 |
| 4 | V– | Negative supply - accepts –5 V to –20 V; powers internal bias circuitry and output stage |
| 5 | NC | No connect - internally unconnected; must remain floating or grounded per layout best practice |
| 6 | V+ | Positive supply - accepts +5 V to +20 V; supplies core amplifier and output driver |
| 7 | OUT | Output - drives loads ≥1 kΩ; stable with 1000 pF capacitive load at unity gain |
| 8 | VOS ADJ | Second offset null terminal - tied to opposite end of same potentiometer as Pin 1 |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low total input noise | Combines 6 nV/√Hz voltage noise + 0.8 fA/√Hz current noise - optimal for source impedances 1 kΩ–100 MΩ |
| Stable bias current over CM range | 3 pA typ maintained from –10.5 V to +13.5 V - eliminates CM-induced current noise degradation |
| Guaranteed noise & speed per unit | 100% tested for voltage noise (≤8 nV/√Hz), slew rate (≥2.3 V/µs), and GBW (≥2.5 MHz) |
| Unconditional unity-gain stability | Operates stably with 1000 pF capacitive load - eliminates need for isolation resistors in sensor buffering |
| Extended supply flexibility | Specified performance with ±5 V and ±15 V supplies - simplifies system-level power architecture |
Applications
| Photocurrent Amplifier | Hydrophone Preamplifier |
|---|---|
Use Scenario: Amplifying weak photocurrents from unbiased or reverse-biased photodiodes in spectroscopy or optical sensing. IC Role / Device Role / Timing Role: Transimpedance amplifier with feedback resistor up to 1 GΩ; converts current to voltage while minimizing Johnson and current-noise contributions. Use Value: 1.5 pF input capacitance and 0.8 fA/√Hz current noise enable >100 dB dynamic range at 1 kHz with 100 MΩ feedback. | Use Scenario: Low-noise preamplification of acoustic pressure signals from underwater piezoelectric hydrophones. IC Role / Device Role / Timing Role: First-stage charge or voltage amplifier; interfaces high-capacitance (nF-range), high-impedance (>100 MΩ) transducer outputs. Use Value: 3 pA input bias current and 10¹³ Ω input resistance prevent signal droop and DC error accumulation over long integration times. |
| Piezoelectric Accelerometer Front End | Low-Noise Instrumentation Amplifier Core |
Use Scenario: Signal conditioning for high-sensitivity piezoelectric accelerometers used in structural health monitoring. IC Role / Device Role / Timing Role: Charge amplifier (inverting mode) or high-Z voltage buffer (non-inverting mode); handles transducer capacitances from 100 pF to 10 nF. Use Value: 6 nV/√Hz voltage noise + 0.8 fA/√Hz current noise yields <8 nV/√Hz total input noise at 1 kHz for 10 MΩ source impedance. | Use Scenario: Precision gain stage in two- or three-op-amp instrumentation amplifiers for medical or test equipment. IC Role / Device Role / Timing Role: High-common-mode-rejection (≥102 dB) differential input amplifier; provides initial gain before final difference stage. Use Value: 250 µV max VOS and 5 µV/°C max drift ensure <10 µV total offset error over 0°C–70°C - critical for µV-level biopotential measurements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar JFET-input op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA140AIDR | Lower voltage noise (5.1 nV/√Hz), higher input bias current (10 pA typ), SO-8 only | Better for low-Z sources (<10 kΩ); less suitable for >10 MΩ transducers due to higher IB | Select OPA140AIDR when voltage noise dominates and supply rails ≤±15 V; avoid for hydrophone/accelerometer front ends requiring sub-5 pA IB. |
| AD823ARZ | Higher voltage noise (12 nV/√Hz), bipolar input, 200 pA IB, rail-to-rail output | Preferred for lower-cost, medium-precision applications with moderate source impedance (1–100 kΩ) | Choose AD823ARZ for general-purpose buffering where noise <100 nV/√Hz is acceptable and cost sensitivity outweighs ultra-low-noise requirements. |
Compared with OPA140AIDR and AD823ARZ, the LT1793CN8#PBF uniquely balances ultra-low current noise (0.8 fA/√Hz) and low voltage noise (6 nV/√Hz) in a PDIP package with guaranteed ±5V operation - making it irreplaceable for high-Z, low-level sensor interfaces demanding both DC accuracy and broadband noise performance.
Availability
LT1793CN8#PBF is available at Aetrix Electronics and suitable for precision instrumentation, medical sensor front ends, and industrial vibration monitoring requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LT1793CN8#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LT1793CN8#PBF belongs to Linear's precision JFET op amp family, designed specifically for ultra-low-noise, high-input-impedance signal acquisition in scientific instrumentation, seismic sensing, and optical measurement systems.
FAQ
What is the maximum guaranteed input bias current for LT1793CN8#PBF over temperature?
The LT1793CN8#PBF has a maximum input bias current of 20 pA over the commercial temperature range (0°C to 70°C) and 3000 pA over the industrial range (–40°C to 85°C). At 25°C, typical IB is 3 pA, and the warmed-up maximum is 10 pA - verified per unit during production test. This low, stable IB is critical for maintaining accuracy in high-impedance transducer circuits where leakage currents directly contribute to error.
Does LT1793CN8#PBF support ±5V single-supply operation?
Yes, the LT1793CN8#PBF is fully specified and guaranteed for operation with ±5V supplies, including key parameters such as input offset voltage (0.45–1.6 mV), gain-bandwidth product (2.5–4.2 MHz), and slew rate (2.2–3.4 V/µs). Its wide common-mode input range (–10.5 V to +13.5 V at ±15 V) ensures robustness even when inputs exceed rails - a key advantage over many competing JFET op amps that degrade or phase-reverse under similar conditions.
How is LT1793CN8#PBF different from LT1792 in terms of noise performance?
The LT1793CN8#PBF offers 6 nV/√Hz input voltage noise density at 1 kHz, while the LT1792 achieves lower voltage noise (4.2 nV/√Hz) but higher input bias current (10 pA typ vs. 3 pA typ for LT1793CN8#PBF). The LT1793CN8#PBF thus provides superior total noise for source impedances above ~5 kΩ due to its significantly lower current noise (0.8 fA/√Hz vs. ~1.3 fA/√Hz estimated for LT1792), making it preferred for hydrophone and piezoelectric accelerometer applications.
Can LT1793CN8#PBF drive a 1000 pF capacitive load at unity gain without oscillation?
Yes, the LT1793CN8#PBF is unconditionally stable at unity gain with up to 1000 pF capacitive load - a key specification confirmed in the datasheet and validated on every production unit. This eliminates the need for series isolation resistors often required with other JFET op amps, preserving signal integrity and simplifying PCB layout in sensor interface circuits where long traces or cable capacitance are present.
What is the purpose of Pins 1 and 8 (VOS ADJ) on LT1793CN8#PBF?
Pins 1 and 8 on the LT1793CN8#PBF are dedicated offset voltage adjustment terminals. They connect to the two ends of a 50 kΩ potentiometer whose wiper ties to V– (Pin 4), allowing precise trimming of input offset voltage down to <100 µV. This capability is essential in DC-coupled, high-gain instrumentation paths where even small VOS errors would saturate downstream stages - and is factory-verified for all LT1793CN8#PBF units.
LT1793CN8#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- J-FET
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 3.4V/µs
- Gain Bandwidth Product:
- 4.2 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 4 pA
- Voltage - Input Offset:
- 250 µV
- Current - Supply:
- 4.2mA
- Current - Output / Channel:
- -
- Voltage - Supply Span (Min):
- 9 V
- Voltage - Supply Span (Max):
- 40 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
LT1793CN8#PBF FAQ
1.How can I place an order for LT1793CN8#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1793CN8#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1793CN8#PBF reliable?
The price and inventory of LT1793CN8#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1793CN8#PBF is usually 5 days.
3.What payment methods are accepted for LT1793CN8#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1793CN8#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1793CN8#PBF?
LT1793CN8#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1793CN8#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1793CN8#PBF?
For technical support, including LT1793CN8#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1793CN8#PBF requirements.
6.How does Aetrix verify that LT1793CN8#PBF is sourced from the original manufacturer or authorized distributors?
All LT1793CN8#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1793CN8#PBF meets industry standards.
7.What is the process for return or replacement of LT1793CN8#PBF?
All LT1793CN8#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1793CN8#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1793CN8#PBF part is unused and in its original packaging.
Return procedure for LT1793CN8#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1793CN8#PBF Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
