Analog Devices Inc. LT1804IS8#PBF
- Part No.:
- LT1804IS8#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LT1804IS8#PBF.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 8SO
- Quantity:
- Payment:

- Shipping:

Inventory:582
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1804IS8#PBF from Analog Devices (formerly Linear Technology) is a dual rail-to-rail input and output operational amplifier optimized for high-speed, low-voltage signal conditioning. It delivers 100 V/µs slew rate, 85 MHz gain bandwidth product, ±42 mA output drive, 21 nV/√Hz input voltage noise, and operates from 2.3 V to 12.6 V supplies across –40°C to 85°C. It is used in precision A/D driver stages where full dynamic range utilization is critical.
For engineers reviewing the LT1804IS8#PBF datasheet, LT1804IS8#PBF pinout, LT1804IS8#PBF application, or LT1804IS8#PBF equivalent, key selection criteria include rail-to-rail I/O swing within 20 mV of rails, channel-to-channel matching (≤6.5 mV VOS match), low quiescent current (3.1 mA per amplifier), and stable operation with capacitive loads up to 1000 pF.
Technical Context
The LT1804IS8#PBF employs a dual-input-stage architecture: a PNP pair active from VS– to ~1.3 V below VS+, and an NPN pair active near VS+, enabling true rail-to-rail common-mode input range (VS– to VS+). Its complementary common-emitter output stage supports rail-to-rail output swing with <20 mV saturation at 5 mA load.
It features internal bias current cancellation circuitry that maintains input bias current ≤200 nA over 0.2 V above VS– to 1.75 V below VS+, and achieves 90 dB PSRR and 95 dB CMRR at DC while sustaining >75 MHz GBW under ±5 V or single 5 V supply conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Slew Rate | 100 V/µs - enables clean 10 MHz small-signal amplification without distortion |
| Gain Bandwidth Product | 85 MHz - supports closed-loop gains ≥10 at 8 MHz or unity gain up to 85 MHz |
| Input Common-Mode Range | VS– to VS+ - accepts signals at either supply rail, eliminating level-shifting in low-voltage systems |
| Output Swing | Within 20 mV of VS– and VS+ at no load - maximizes usable dynamic range in 3 V or 5 V applications |
| Supply Current per Amplifier | 3.1 mA (max) at –40°C to 85°C - balances speed and power for battery-sensitive instrumentation |
| Input Voltage Noise | 21 nV/√Hz at 10 kHz - suitable for medium-bandwidth sensor interfaces without excessive filtering |
| Short-Circuit Current | 35 mA (min) at –40°C to 85°C - drives 150 Ω video loads or ADC input networks robustly |
Pinout & Package
LT1804IS8#PBF is housed in an 8-pin plastic SO (S8) package with standard dual op amp pinout and JEDEC MS-012AC footprint. Thermal resistance θJA = 190°C/W; maximum junction temperature = 150°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 | OUT A | Amplifier A output - capable of sourcing/sinking ±42 mA into resistive or moderate capacitive loads |
| 2 | –IN A | Inverting input of Amplifier A - high-impedance node with matched offset and bias current to +IN A |
| 3 | +IN A | Non-inverting input of Amplifier A - rail-to-rail common-mode range supports direct sensor interfacing |
| 4 | V– | Negative supply rail - internally connected to underside metal in DFN variants; not present in SO-8 |
| 5 | V+ | Positive supply rail - accepts 2.3 V to 12.6 V total supply; supports ±2.5 V to ±5 V operation |
| 6 | +IN B | Non-inverting input of Amplifier B - electrically isolated but process-matched to Amplifier A inputs |
| 7 | –IN B | Inverting input of Amplifier B - channel-to-channel VOS match ≤6.5 mV ensures balanced differential gain |
| 8 | OUT B | Amplifier B output - independent output stage; no crosstalk observed at 10 MHz in typical layout |
Key Features
| Feature | Design Value |
|---|---|
| Rail-to-rail input and output | Enables direct interface with 0–3.3 V ADCs and low-voltage sensors without external level shifters |
| Low input offset voltage drift | 10–35 µV/°C - maintains accuracy over industrial temperature range without recalibration |
| High PSRR and CMRR | 86 dB PSRR and 95 dB CMRR at DC - rejects supply ripple and common-mode interference in noisy environments |
| Stable with capacitive loads | Operates unconditionally stable with ≥1000 pF load when series output resistor ≤10 Ω is used |
| Low input bias current | ≤200 nA over 90% of input range - preserves signal integrity in high-Z pH or photodiode front-ends |
Applications
| Instrumentation Signal Conditioning | High-Speed Data Acquisition |
|---|---|
Use Scenario: Amplifying low-level thermocouple or strain gauge outputs before 16-bit SAR ADC sampling at 1 MSPS. IC Role / Device Role / Timing Role: Precision buffer and gain stage with rail-to-rail I/O to preserve full ADC input range under 3.3 V supply. Use Value: 21 nV/√Hz noise and ≤4 mV total input offset ensure <0.01% gain error and <1 LSB noise contribution at 10 kHz bandwidth. | Use Scenario: Driving multiplexed analog inputs of a simultaneous-sampling ADC in automated test equipment. IC Role / Device Role / Timing Role: Fast-settling (350 ns to 0.01%) unity-gain follower buffering switched input channels. Use Value: 100 V/µs slew rate and 85 MHz GBW enable full-scale step response settling within one ADC clock cycle at 1 MSPS. |
| Video Line Driver | Rail-to-Rail Active Filter |
Use Scenario: Driving 75 Ω coaxial cable in embedded vision systems with NTSC/PAL composite video output. IC Role / Device Role / Timing Role: Single-supply video amplifier with 0.15% differential gain and 0.8° differential phase error. Use Value: Meets broadcast-grade video fidelity specs while operating from 5 V supply with no negative rail required. | Use Scenario: Implementing 4th-order Butterworth anti-aliasing filter ahead of sigma-delta ADC in energy metering SoCs. IC Role / Device Role / Timing Role: Dual-amplifier biquad section with matched AC/DC performance across channels. Use Value: Channel-to-channel VOS match ≤6.5 mV and CMRR ≥90 dB maintain filter symmetry and stopband rejection >60 dB. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual high-speed rail-to-rail op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADA4891-2ARZ | Lower slew rate (225 V/µs), higher supply current (5.5 mA), wider supply range (2.7–12 V), 100% tested VOS ≤1.5 mV | Better for ultra-fast pulse amplification; less optimal for low-power portable instrumentation | Select when >150 MHz small-signal bandwidth or guaranteed low VOS is mandatory; verify thermal dissipation in SO-8 |
| OPA2350UA | Lower GBW (38 MHz), lower noise (7 nV/√Hz), same rail-to-rail I/O, 100% tested VOS ≤1.5 mV, lower IQ (5.2 mA for dual) | Better for low-noise, low-frequency sensor front-ends; insufficient for >10 MHz video or data acquisition | Select for sub-5 MHz precision applications requiring lowest possible noise floor; avoid for >5 MHz closed-loop designs |
Compared with ADA4891-2ARZ and OPA2350UA, the LT1804IS8#PBF offers superior balance of speed (85 MHz), power (3.1 mA), and rail-to-rail flexibility in industrial temperature grade, making it optimal for cost-constrained, wide-bandwidth signal chain stages where moderate noise is acceptable.
Availability
LT1804IS8#PBF is available at Aetrix Electronics and suitable for instrumentation signal conditioning, high-speed data acquisition, video line driving, and rail-to-rail active filter applications requiring stable component supply across extended temperature ranges.
Supply support for LT1804IS8#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance analog portfolio, emphasizing precision, speed, and reliability in signal conditioning ICs.
The LT1803/LT1804/LT1805 family was designed for high-fidelity, low-voltage analog signal paths in industrial, medical, and test equipment-specifically targeting applications needing rail-to-rail operation without sacrificing bandwidth or DC accuracy.
FAQ
What is the operating temperature range guaranteed for the LT1804IS8#PBF?
The LT1804IS8#PBF is specified and production-tested over the industrial temperature range of –40°C to +85°C. This is confirmed by the "I" grade designation in the part number and validated in the Absolute Maximum Ratings and Electrical Characteristics tables under the "G" column denoting –40°C ≤ TA ≤ 85°C conditions. The LT1804IS8#PBF maintains all listed parameters-including 85 MHz GBW and 100 V/µs slew rate-within this full range.
Does the LT1804IS8#PBF support single-supply operation?
Yes, the LT1804IS8#PBF supports true single-supply operation from 2.3 V to 12.6 V total supply voltage. Its rail-to-rail input stage accepts common-mode voltages from VS– (ground in single-supply mode) to VS+, and its output swings within 20 mV of both rails. This allows direct interfacing with 3.3 V or 5 V ADCs and sensors without level-shifting circuitry. The LT1804IS8#PBF datasheet explicitly specifies performance at 3 V, 5 V, and ±5 V supplies.
What is the maximum capacitive load the LT1804IS8#PBF can drive stably?
The LT1804IS8#PBF remains stable with capacitive loads up to 1000 pF when a series output resistor of ≤10 Ω is used-per Figure 30 and Figure 31 in the datasheet. Without the series resistor, stability degrades beyond ~100 pF. This behavior is due to its current-feedback-like output stage topology. For loads >100 pF, the recommended design practice is to add a 5–10 Ω resistor in series with the output trace, placed as close as possible to the LT1804IS8#PBF pin.
How does input stage crossover affect offset voltage in the LT1804IS8#PBF?
The LT1804IS8#PBF uses a dual-input-stage architecture: a PNP pair active from VS– to ~1.3 V below VS+, and an NPN pair active near VS+. Input offset voltage shifts by ≤1 mV across the crossover region (VCM ≈ VS+ – 1.3 V), as documented in the "Input Offset Shift" parameter (ΔVOS ≤ 1.00 mV). This transient is observable in precision DC-coupled applications but does not impact AC-coupled or buffered configurations. The LT1804IS8#PBF's typical VOS remains ≤4 mV across the full range.
Is the LT1804IS8#PBF pin-compatible with other packages in the LT1803/LT1804/LT1805 family?
No-the LT1804IS8#PBF in the 8-pin SO package shares the standard dual op amp pinout (pin 1 = OUT A, pin 2 = –IN A, etc.), but it is not pin-compatible with the LT1804IDD (8-pin DFN) due to different pin assignments and thermal pad configuration. The SO-8 and DFN packages have distinct footprints and thermal characteristics; PCB layout must be redesigned when switching between them. The LT1804IS8#PBF pinout matches industry-standard dual op amps such as the OP27 or AD822, not other LT180x variants in non-SO packages.
LT1804IS8#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- LT®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 100V/µs
- Gain Bandwidth Product:
- 83 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 2.5 µA
- Voltage - Input Offset:
- 1.5 mV
- Current - Supply:
- 2.5mA (x2 Channels)
- Current - Output / Channel:
- 50 mA
- Voltage - Supply Span (Min):
- 2.3 V
- Voltage - Supply Span (Max):
- 12.6 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
LT1804IS8#PBF FAQ
1.How can I place an order for LT1804IS8#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1804IS8#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1804IS8#PBF reliable?
The price and inventory of LT1804IS8#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1804IS8#PBF is usually 5 days.
3.What payment methods are accepted for LT1804IS8#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1804IS8#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1804IS8#PBF?
LT1804IS8#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1804IS8#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1804IS8#PBF?
For technical support, including LT1804IS8#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1804IS8#PBF requirements.
6.How does Aetrix verify that LT1804IS8#PBF is sourced from the original manufacturer or authorized distributors?
All LT1804IS8#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1804IS8#PBF meets industry standards.
7.What is the process for return or replacement of LT1804IS8#PBF?
All LT1804IS8#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1804IS8#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1804IS8#PBF part is unused and in its original packaging.
Return procedure for LT1804IS8#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1804IS8#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
