My Inquiry
My Account
Analog Devices Inc. LT1813HVIS8#PBF
- Part No.:
- LT1813HVIS8#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
LT1813HVIS8#PBF.pdf
- Description:
- IC VOLTAGE FEEDBACK 2 CIRC 8SO
- Quantity:
- Payment:
- Shipping:
Inventory:1,336
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1813HVIS8#PBF from Analog Devices (formerly Linear Technology) is a dual, high-speed, voltage-feedback operational amplifier with 100MHz gain bandwidth, 750V/µs slew rate, and ±3.5V input common-mode range on ±5V supplies. It delivers ±40mA output current into 100Ω loads and operates from –40°C to 85°C, making it suitable for video amplification, active filters, and cable driver circuits requiring fast settling and low distortion.
For engineers reviewing the LT1813HVIS8#PBF datasheet, LT1813HVIS8#PBF pinout, LT1813HVIS8#PBF application, or LT1813HVIS8#PBF equivalent, key selection criteria include unity-gain stability with up to 1000pF capacitive load, 8nV/√Hz input noise, 1.5mV max input offset voltage, and compatibility with single 5V or split ±5V supplies in space-constrained SO-8 layouts.
Technical Context
The LT1813HVIS8#PBF uses a complementary bipolar process to achieve voltage-feedback precision with current-feedback-like slewing behavior. Its input stage combines NPN and PNP transistors for first-order bias current cancellation, while the output employs complementary emitter followers capable of driving 100Ω loads to ±3.5V.
Internal compensation dynamically adapts to capacitive loading (0–1000pF), maintaining stability across configurations. The amplifier is specified for operation at ±5V and single 5V supplies, with guaranteed performance over –40°C to 85°C - confirmed by full-temperature-range testing per the "I" grade designation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Bandwidth Product | 100MHz - supports closed-loop designs up to ~10MHz at gain = 10 without significant phase margin loss. |
| Slew Rate | 750V/µs - enables <30ns 0.1% settling for 5V steps, critical for pulse fidelity in video and data acquisition. |
| Input Offset Voltage | ≤1.5mV (max) - ensures DC accuracy in precision gain stages and sensor signal conditioning. |
| Supply Current per Amplifier | 3.6mA (max) - balances speed and power efficiency for dual-channel portable or thermally constrained systems. |
| Input Noise Voltage | 8nV/√Hz - maintains signal integrity in low-level analog front-ends such as medical instrumentation or communications receivers. |
| Capacitive Load Stability | Stable with 0–1000pF - eliminates need for external isolation resistors when driving coaxial cables or ADC input capacitance. |
| Operating Temperature Range | –40°C to +85°C - qualified for industrial and automotive under-hood environments without derating. |
Pinout & Package
LT1813HVIS8#PBF is housed in an 8-lead plastic SO (S8) package, 3.9mm × 4.9mm × 1.75mm, with gull-wing leads and JEDEC MS-012AC outline compliance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (OUT A) | Amplifier A output | Low-impedance buffered output capable of ±40mA into 100Ω; requires no series termination for 75Ω cable drive. |
| 2 (–IN A) | Inverting input A | Differential pair base node; accepts ±6V transient differential input without damage; balanced source impedance recommended for DC accuracy. |
| 3 (+IN A) | Non-inverting input A | Differential pair base node; shares same bias current cancellation architecture as Pin 2. |
| 4 (V–) | Negative supply rail | Internally connected to exposed thermal pad in DFN variants; in SO-8, serves as primary ground reference for both amplifiers. |
| 5 (V+) | Positive supply rail | Accepts ±2.5V to ±6.5V total supply range; quiescent current scales linearly with supply voltage. |
| 6 (+IN B) | Non-inverting input B | Independent input for second amplifier; electrically isolated from Channel A except via shared supply rails. |
| 7 (–IN B) | Inverting input B | Matches Pin 2 characteristics; channel separation >80dB ensures minimal crosstalk in dual-channel filtering. |
| 8 (OUT B) | Amplifier B output | Functionally identical to Pin 1; enables independent dual-path signal processing in compact layout. |
Key Features
| Feature | Design Value |
|---|---|
| Unity-gain stable with 1000pF load | Eliminates need for external compensation components in buffer and line-driver applications. |
| 750V/µs slew rate | Supports high-fidelity reproduction of fast edges in video signals and wideband IF amplifiers. |
| 8nV/√Hz input noise density | Preserves SNR in low-amplitude sensor interfaces and receiver baseband chains. |
| ±3.5V input common-mode range (VS = ±5V) | Allows direct interfacing with ±3.3V logic and rail-to-rail DAC outputs without level-shifting. |
| 30ns 0.1% settling time | Meets timing requirements for 30MSPS data acquisition systems using multiplexed analog inputs. |
Applications
| Active Filter Design | Video Signal Buffering |
|---|---|
Use Scenario: Implementing a 4th-order Butterworth bandpass filter with independently adjustable gain, Q, and center frequency using dual LT1813 configuration. IC Role / Device Role / Timing Role: Dual op-amp provides matched gain blocks and high-Z integrator nodes; 100MHz GBW ensures flat response through 10MHz passband. Use Value: Achieves <0.12dB peaking and –77dB distortion at 2MHz with 1kΩ load - verified in typical application circuit LT1813/14 TA02. | Use Scenario: Driving 75Ω coaxial video lines from FPGA or ASIC video DAC outputs in broadcast equipment. IC Role / Device Role / Timing Role: Output buffer with 750V/µs slew rate and 30ns settling ensures minimal edge degradation in SD/HD composite video. Use Value: Delivers 0.12% differential gain error and 0.07° differential phase error at 4.43MHz - meets NTSC/PAL specifications per G29 characterization. |
| Cable Driver for Data Acquisition | Communication Receiver IF Amplifier |
Use Scenario: Transmitting analog sensor data over 30m shielded twisted-pair cable to centralized DAQ unit. IC Role / Device Role / Timing Role: High-output-current driver (±40mA) with 1000pF load tolerance eliminates ringing on long traces or unterminated cables. Use Value: Maintains <1% overshoot and stable step response even with 1000pF capacitive load - validated in G30/G33 transient plots. | Use Scenario: Amplifying intermediate-frequency (IF) signals in SDR or cellular receiver front-ends before ADC sampling. IC Role / Device Role / Timing Role: Low-noise, wideband gain block operating at AV = 2 with 10MHz bandwidth and –75dB THD. Use Value: 8nV/√Hz input noise and 100MHz GBW enable high dynamic range reception with minimal added noise figure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual high-speed op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADA4897-2ARZ-R7 | Lower 1.1nV/√Hz noise, 225MHz GBW, but only ±12mA output drive and requires ≥±2.25V supplies. | Better for ultra-low-noise preamps; insufficient output current for 75Ω video or heavy capacitive loads. | Select LT1813HVIS8#PBF when ≥±40mA drive, 1000pF stability, or operation down to ±2V supplies is required. |
| LMH6629MA/NOPB | Higher 900V/µs slew rate and 1.5GHz GBW, but 12mA supply current per amp and no extended temperature grade. | Optimized for RF/IF gain stages above 100MHz; not rated for –40°C to 85°C operation. | Choose LT1813HVIS8#PBF for industrial temperature compliance, lower power, and proven 1000pF capacitive load handling. |
Compared with ADA4897-2ARZ-R7 and LMH6629MA/NOPB, the LT1813HVIS8#PBF uniquely combines extended temperature qualification, high output current, and unconditional stability with large capacitive loads - making it the preferred choice for ruggedized video, instrumentation, and industrial interface designs where reliability and layout simplicity are critical.
Availability
LT1813HVIS8#PBF is available at Aetrix Electronics and suitable for video signal buffering, active filter design, and communication receiver IF amplification requiring stable component supply across industrial temperature ranges.
Supply support for LT1813HVIS8#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LT1813 family was developed by Linear Technology (acquired by ADI in 2017) to deliver high-speed precision amplification with robust DC specs and exceptional capacitive load tolerance - targeting demanding applications in test equipment, medical imaging, and high-fidelity signal routing.
FAQ
What is the maximum capacitive load the LT1813HVIS8#PBF can drive while remaining stable?
The LT1813HVIS8#PBF is unconditionally stable with capacitive loads from 0pF to 1000pF in unity-gain configuration, as confirmed in the datasheet's Typical Performance Characteristics (Figure G30). This eliminates the need for external isolation resistors when driving coaxial cables, ADC input capacitance, or long PCB traces - a key advantage over many competing high-speed op-amps that require careful compensation beyond 100pF.
Does the LT1813HVIS8#PBF support single-supply operation?
Yes, the LT1813HVIS8#PBF is fully specified for single 5V operation. With VCM = 2.5V and RL tied to 2.5V, it delivers 1.1V to 3.9V output swing into 100Ω (per page 5 Electrical Characteristics). Input common-mode range extends from 0.8V to 4.2V, enabling direct interfacing with 3.3V logic and unipolar DACs without level-shifting circuitry.
What is the guaranteed input offset voltage specification for LT1813HVIS8#PBF over temperature?
The LT1813HVIS8#PBF guarantees ≤3.0mV maximum input offset voltage across its full operating range of –40°C to +85°C (page 3, Electrical Characteristics, ●-denoted row). At 25°C, typical VOS is 0.5mV with a maximum of 1.5mV - making it suitable for precision gain stages where drift-critical DC accuracy is required.
How does the slew rate of LT1813HVIS8#PBF vary with supply voltage?
The slew rate of LT1813HVIS8#PBF increases with supply voltage: it is 500V/µs minimum at ±2.5V, 750V/µs typical at ±5V, and remains stable up to ±6.5V (page 4, SR parameter). Figure G22 confirms this monotonic relationship - critical for designs scaling supply rails to optimize speed vs. power trade-offs in battery-powered or multi-rail systems.
Is LT1813HVIS8#PBF pin-compatible with other packages in the LT1813 family?
Yes, the LT1813HVIS8#PBF in SO-8 (S8) shares identical pinout with LT1813CS8, LT1813IS8, and LT1813HVCS8 - all follow the standard dual op-amp SO-8 configuration (OUT A, –IN A, +IN A, V–, V+, +IN B, –IN B, OUT B). However, DFN (DD) and MSOP (MS8) variants use different footprints and thermal pad configurations, requiring PCB redesign for package substitution.
LT1813HVIS8#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- LT®
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Voltage Feedback
- Number of Circuits:
- 2
- Output Type:
- -
- Slew Rate:
- 750V/µs
- Gain Bandwidth Product:
- 100 MHz
- -3db Bandwidth:
- 200 MHz
- Current - Input Bias:
- 900 nA
- Voltage - Input Offset:
- 500 µV
- Current - Supply:
- 3mA (x2 Channels)
- Current - Output / Channel:
- 60 mA
- Voltage - Supply Span (Min):
- 2.5 V
- Voltage - Supply Span (Max):
- 12.6 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SO
LT1813HVIS8#PBF FAQ
1.How can I place an order for LT1813HVIS8#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1813HVIS8#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1813HVIS8#PBF reliable?
The price and inventory of LT1813HVIS8#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1813HVIS8#PBF is usually 5 days.
3.What payment methods are accepted for LT1813HVIS8#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1813HVIS8#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1813HVIS8#PBF?
LT1813HVIS8#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1813HVIS8#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1813HVIS8#PBF?
For technical support, including LT1813HVIS8#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1813HVIS8#PBF requirements.
6.How does Aetrix verify that LT1813HVIS8#PBF is sourced from the original manufacturer or authorized distributors?
All LT1813HVIS8#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1813HVIS8#PBF meets industry standards.
7.What is the process for return or replacement of LT1813HVIS8#PBF?
All LT1813HVIS8#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1813HVIS8#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1813HVIS8#PBF part is unused and in its original packaging.
Return procedure for LT1813HVIS8#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1813HVIS8#PBF Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
