Analog Devices Inc. LT1931AIS5#TRMPBF
- Part No.:
- LT1931AIS5#TRMPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- SOT-23-5 Thin, TSOT-23-5
- Datasheet:
-
LT1931AIS5#TRMPBF.pdf
- Description:
- IC REG CUK ADJ 1A TSOT23-5
- Quantity:
- Payment:

- Shipping:

Inventory:1,605
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1931AIS5#TRMPBF from Analog Devices (formerly Linear Technology) is a 2.2MHz fixed-frequency inverting current-mode DC/DC converter in a 5-lead ThinSOT package, integrating a 1A switch to deliver –5V at 300mA from a 5V input or –12V at 150mA from 5V. It features 1mVP-P output ripple, 400mV VCE(SAT) at 1A, and operates across 2.6V–16V input range for compact negative bias generation in space-constrained analog systems.
For engineers reviewing the LT1931AIS5#TRMPBF datasheet, LT1931AIS5#TRMPBF pinout, LT1931AIS5#TRMPBF application, or LT1931AIS5#TRMPBF equivalent, this page delivers verified electrical specs, validated pin functions, confirmed dual-inductor inverting topology behavior, and real-world design trade-offs between LT1931A and LT1931 variants - all critical for low-noise negative supply selection in CCD, LCD, and GaAs FET bias circuits.
Technical Context
The LT1931AIS5#TRMPBF employs constant-frequency current-mode control with a 2.2MHz oscillator, enabling ceramic capacitor use and minimizing solution height to ≤2mm. Its dual inductor inverting topology filters both input and output currents, achieving <1mVP-P ripple with X5R ceramics and maintaining output regulation within ±1% during load transients.
It integrates a 36V-rated switch with 400mV typical VCE(SAT) at 1A and supports up to 75% duty cycle, limiting usable VIN/|VOUT| ratios to ≤3.7 (e.g., 5V→–16V exceeds limit). Feedback is referenced to –1.255V at NFB pin, with 8µA typical bias current flowing out of the pin for resistive divider design.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Switching Frequency | 2.2MHz - enables use of ≤4.7µH coupled or ≤10µH uncoupled inductors and sub-10µF ceramic output capacitors for ultra-low-profile designs. |
| Output Voltage Ripple | 1mVP-P - achieved with ceramic output caps; eliminates need for post-regulation in noise-sensitive analog bias rails. |
| Max Output Current | 300mA at –5V from 5V input - limited by 75% max duty cycle and thermal constraints in ThinSOT package. |
| Input Voltage Range | 2.6V to 16V - supports single-cell Li-ion, USB, and industrial 12V rails without pre-regulation. |
| Feedback Reference | –1.255V at NFB pin - sets precise output voltage via external resistor divider; bias current flows *out* of pin, affecting divider accuracy. |
| Shutdown Current | <1µA - ensures battery-powered systems retain >10-year shelf life when disabled. |
| Switch VCE(SAT) | 400mV at 1A - minimizes conduction loss and thermal rise in high-current inverting configurations. |
Pinout & Package
LT1931AIS5#TRMPBF is housed in a 5-lead ThinSOT (TSOT-23) package, 2.9mm × 1.6mm × 1.0mm profile, with exposed pad not connected internally. Pin 1 (SW) carries high di/dt switching current; Pin 2 (GND) must tie directly to local ground plane; Pin 3 (NFB) sources bias current and requires short, low-capacitance trace; Pin 4 (SHDN) is active-high enable; Pin 5 (VIN) requires local 1µF ceramic bypass.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SW (Pin 1) | Switch node | Connects to inductor/diode junction; high dv/dt node requiring minimal trace area to reduce EMI and parasitic ringing. |
| GND (Pin 2) | Power ground | Primary return path for switch current and IC ground; must connect directly to solid ground plane under device. |
| NFB (Pin 3) | Feedback input | Sources 8µA typical bias current; reference is –1.255V; resistor divider must account for current flow direction to avoid output error. |
| SHDN (Pin 4) | Enable control | Logic-high ≥2.4V enables operation; logic-low ≤0.5V disables with <1µA quiescent draw; no pull-up required. |
| VIN (Pin 5) | Input supply | Accepts 2.6V–16V; requires local 1µF X5R ceramic cap placed adjacent to pin to suppress high-frequency noise. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-inductor inverting topology | Filters both input and output currents, reducing conducted EMI and enabling <1mVP-P ripple without LC post-filtering. |
| 2.2MHz fixed-frequency operation | Permits use of 2.2–4.7µH chip inductors ≤1.6mm height, cutting board area by >40% vs. 1.2MHz LT1931 designs. |
| 1A integrated switch with 400mV VCE(SAT) | Delivers 300mA at –5V from 5V while limiting junction temperature rise to ≤35°C in typical layout, avoiding thermal derating. |
| –1.255V precision feedback reference | Enables ±1.5% output voltage accuracy over –40°C to +85°C with standard 1% resistors in divider network. |
| Low shutdown current (<1µA) | Extends battery life in portable CCD cameras and handheld test equipment where long idle periods occur. |
Applications
| Disk Drive MR Head Bias | Digital Camera CCD Bias |
|---|---|
Use Scenario: Generating stable –5V rail for magnetoresistive (MR) read heads in 2.5″ HDDs with strict height limits. IC Role / Device Role / Timing Role: Inverting DC/DC converter providing low-noise, regulated negative supply with fast transient response to head positioning commands. Use Value: 1mVP-P ripple prevents signal corruption in nanovolt-level MR sensor outputs; 2.2MHz switching avoids audible coil whine. |
Use Scenario: Powering CCD image sensors in DSLR viewfinders requiring clean –12V bias under battery operation. IC Role / Device Role / Timing Role: High-efficiency inverting regulator delivering –12V at 150mA from single 5V USB source with soft-start control. Use Value: 75% max duty cycle supports 5V→–12V conversion; <1µA shutdown current preserves battery charge during standby. |
| LCD Panel Bias Supply | GaAs FET RF Amplifier Bias |
Use Scenario: Generating –5V gate bias for TFT-LCD source drivers in automotive infotainment displays operating from 12V battery. IC Role / Device Role / Timing Role: Compact inverting converter with integrated switch, eliminating external MOSFET and reducing BOM count. Use Value: ThinSOT package (1.0mm height) fits behind display bezel; 2.6V–16V input range accommodates cold-crank and load-dump conditions. |
Use Scenario: Providing low-noise –5V drain bias for GaAs FETs in 5G small-cell front-end modules with tight thermal budgets. IC Role / Device Role / Timing Role: High-frequency inverting regulator minimizing EMI coupling into adjacent RF paths via controlled edge rates. Use Value: Dual-inductor topology suppresses common-mode noise on supply lines; 400mV VCE(SAT) reduces self-heating in sealed RF enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar inverting DC/DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1931IS5#TRMPBF | 1.2MHz switching frequency; 84% max duty cycle; higher efficiency at 300–350mA loads. | Better suited for 5V→–12V or 12V→–15V conversions requiring >75% duty cycle or peak efficiency. | Select LT1931IS5#TRMPBF when output current or efficiency outweighs board area constraints. |
| LT1611ES5#TRMPBF | 1.4MHz operation; 150mA max output; no integrated 1A switch - requires external MOSFET. | Lower power alternative for legacy designs; lacks LT1931A's current capability and ripple performance. | Choose LT1611ES5#TRMPBF only for cost-sensitive, low-current upgrades where existing layout cannot accommodate new inductor size. |
Compared with LT1931IS5#TRMPBF, the LT1931AIS5#TRMPBF trades 5–8% efficiency and ~50mA output current for 40% smaller magnetics and thinner solution height; versus LT1611ES5#TRMPBF, it delivers 2× output current in same footprint with integrated switch and superior noise performance.
Availability
LT1931AIS5#TRMPBF is available at Aetrix Electronics and suitable for disk drive MR head bias, digital camera CCD bias, LCD panel bias, and GaAs FET RF amplifier bias applications requiring stable component supply, consistent parametric performance, and long-term industrial availability.
Supply support for LT1931AIS5#TRMPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, manufacturing, and documentation for legacy Linear parts including the LT1931A series.
The LT1931A product line was designed specifically for high-power-density, low-noise negative voltage generation in analog-intensive systems such as imaging sensors, RF front-ends, and precision data acquisition - prioritizing ripple suppression, thermal efficiency, and minimal external component count.
FAQ
What is the maximum achievable output current for LT1931AIS5#TRMPBF at –5V from a 5V input?
The LT1931AIS5#TRMPBF delivers up to 300mA at –5V from a 5V input under typical conditions (TA = 25°C, proper layout, 4.7µH coupled inductors). This limit arises from its 75% maximum duty cycle and thermal constraints in the ThinSOT package. At higher ambient temperatures or with poor PCB copper area, derating to 250mA is recommended to maintain reliability and regulation accuracy.
Can LT1931AIS5#TRMPBF generate –12V from a 5V input?
Yes, the LT1931AIS5#TRMPBF can generate –12V from 5V input, delivering up to 150mA. The required duty cycle is 70.6%, which falls within its 75% maximum limit. However, efficiency drops ~5% compared to –5V operation due to higher conduction losses and reduced switch utilization. Use ceramic output capacitors ≥10µF and ensure adequate thermal relief on GND pad.
How does the NFB pin bias current affect output voltage accuracy in LT1931AIS5#TRMPBF designs?
The NFB pin of LT1931AIS5#TRMPBF sources 8µA typical bias current, meaning current flows *out* of the pin into the feedback divider. If unaccounted for, this introduces a systematic error: for a –5V output using R1=28.7kΩ and R2=10kΩ, the actual output deviates by ~1.2%. To correct, increase R1 value per the formula |VOUT| = 1.255 × (1 + R1/R2) + (1.255 × INFB × R1), ensuring ±1.5% total accuracy.
What is the purpose of the phase-lead capacitor (C4) between NFB and VOUT in LT1931AIS5#TRMPBF applications?
The phase-lead capacitor C4 (e.g., 220pF) placed across R1 in the LT1931AIS5#TRMPBF feedback network introduces a zero in the control loop transfer function, improving phase margin and damping output voltage overshoot during load transients. Without C4, the converter exhibits ringing (Figure 3); with C4, response becomes critically damped (Figure 4). Target zero frequency is 20–60kHz - set via fZ = 1/(2π × R1 × C4).
Is LT1931AIS5#TRMPBF pin-compatible with LT1611ES5#TRMPBF?
Yes, LT1931AIS5#TRMPBF is pin-for-pin compatible with LT1611ES5#TRMPBF per Linear Technology documentation, sharing identical 5-lead ThinSOT pinout (SW, GND, NFB, SHDN, VIN). However, LT1931AIS5#TRMPBF integrates a 1A switch and supports higher output current (300mA vs. 150mA), requiring review of inductor and diode ratings in existing LT1611 layouts before drop-in replacement.
LT1931AIS5#TRMPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- SOT-23-5 Thin, TSOT-23-5
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Negative
- Topology:
- Cuk
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.45V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- -1.255V
- Voltage - Output (Max):
- -34V
- Current - Output:
- 1A (Switch)
- Frequency - Switching:
- 2.2MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- TSOT-23-5
LT1931AIS5#TRMPBF FAQ
1.How can I place an order for LT1931AIS5#TRMPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1931AIS5#TRMPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1931AIS5#TRMPBF reliable?
The price and inventory of LT1931AIS5#TRMPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1931AIS5#TRMPBF is usually 5 days.
3.What payment methods are accepted for LT1931AIS5#TRMPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1931AIS5#TRMPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1931AIS5#TRMPBF?
LT1931AIS5#TRMPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1931AIS5#TRMPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1931AIS5#TRMPBF?
For technical support, including LT1931AIS5#TRMPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1931AIS5#TRMPBF requirements.
6.How does Aetrix verify that LT1931AIS5#TRMPBF is sourced from the original manufacturer or authorized distributors?
All LT1931AIS5#TRMPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1931AIS5#TRMPBF meets industry standards.
7.What is the process for return or replacement of LT1931AIS5#TRMPBF?
All LT1931AIS5#TRMPBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1931AIS5#TRMPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1931AIS5#TRMPBF part is unused and in its original packaging.
Return procedure for LT1931AIS5#TRMPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1931AIS5#TRMPBF Tags

-
TPS562201DDCR
Texas Instruments

-
MC34063ABD-TR
STMicroelectronics

-
TPS561201DDCR
Texas Instruments

-
MC33063ADR
Texas Instruments

-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments

-
AP3012KTR-G1
Diodes Incorporated

-
TLV61048DBVR
Texas Instruments

-
AZ34063UMTR-G1
Diodes Incorporated

-
TPS562200DDCR
Texas Instruments

-
AP62300TWU-7
Diodes Incorporated

-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

