Analog Devices Inc. LT1947EMSE#PBF
- Part No.:
- LT1947EMSE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Regulators
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LT1947EMSE#PBF.pdf
- Description:
- IC REG CONV TFT LCD 3OUT 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,359
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1947EMSE#PBF from Analog Devices (formerly Linear Technology) is a triple-output TFT-LCD bias generator IC integrating two adjustable switching regulators and a charge-pump negative rail generator. It delivers AVDD (up to 30V/200mA), VON (up to 30V/10mA, externally delayed), and VOFF (–8V/10mA) from a 2.7V–8V input. Designed for notebook and desktop LCD panels, it enables complete bias solutions under 1.2mm height using all-ceramic components.
For engineers reviewing the LT1947EMSE#PBF datasheet, LT1947EMSE#PBF pinout, LT1947EMSE#PBF application, or LT1947EMSE#PBF equivalent, key selection criteria include its 3MHz fixed-frequency operation, dual 1.26V feedback references, programmable VON delay via CT capacitor, thermally enhanced 10-lead MSOP package with exposed pad, and integrated high-side switch for VON timing control.
Technical Context
The LT1947EMSE#PBF implements two independent current-mode boost regulators sharing a 1.26V reference: SW1 (1.1A internal switch, up to 30V AVDD) and SW2 (350mA switch, up to 30V VO2). A level-shift charge pump off SW1 generates VOFF, while an external CT capacitor controls VON turn-on delay after AVDD stabilization.
Its 3MHz oscillator enables compact magnetics and low-profile ceramic capacitors. Undervoltage lockout disables operation below ~2.7V. The MSE package's exposed pad (Pin 11) must be soldered to PCB ground for thermal management (θJA = 40°C/W).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.7V to 8V - supports single-cell Li-ion, 3.3V, and 5V system rails without pre-regulation. |
| AVDD Output | Adjustable up to 30V/200mA - main positive TFT gate drive supply, set via FB1 resistor divider. |
| VON Output | Adjustable up to 30V/10mA with programmable delay - secondary positive bias with precise timing relative to AVDD. |
| VOFF Output | –8V/10mA - negative common electrode supply generated by charge pump from SW1 node. |
| Switching Frequency | 3MHz (typ) - enables use of sub-5mm inductors and 0402/0603 ceramics, minimizing board area and EMI. |
| Feedback Reference | 1.26V (FB1/FB2) - stable, trimmed reference enabling accurate output voltage setting across temperature. |
| CT Delay Accuracy | 2.3ms with 10nF capacitor - deterministic VON activation timing critical for LCD panel sequencing. |
Pinout & Package
LT1947EMSE#PBF uses a thermally enhanced 10-lead MSOP package (MSE) with exposed ground pad (Pin 11), requiring soldering to PCB for thermal performance (θJA = 40°C/W). Package dimensions: 3.0mm × 3.0mm × 1.1mm max height.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| FB1 (Pin 1) | AVDD Feedback Input | Connects to resistor divider tap; sets AVDD = 1.26V × (1 + R1/R2); precision 1.26V reference input. |
| FB2 (Pin 2) | VON/VO2 Feedback Input | Connects to second resistor divider; sets VO2/VON via 1.26V reference minus 160mV offset. |
| CT (Pin 3) | Delay Timing Capacitor | Accepts external capacitor (e.g., 10nF) to program VON turn-on delay after AVDD reaches regulation. |
| SW1 (Pin 4) | Main Boost Switch Node | Connects to L1 and D1; carries high di/dt AVDD switching current; requires minimal trace area for EMI control. |
| GND (Pin 5) | Analog/Digital Ground | Primary ground return; must connect directly to local ground plane for stability and noise immunity. |
| VIN (Pin 6) | Input Supply | 2.7V–8V input; requires local ceramic bypass capacitor (e.g., 2.2µF) placed adjacent to pin. |
| SW2 (Pin 7) | Secondary Boost Switch Node | Connects to L2 and D2; drives VO2/VON path; same 3MHz switching frequency as SW1. |
| SHDN (Pin 8) | Shutdown Control | Active-high logic input; ≥2.4V enables operation, ≤0.4V forces shutdown (<1µA quiescent current). |
| VO2 (Pin 9) | Secondary Regulator Output | Internal connection to Q3 emitter; supplies VON after CT timer expires; also used for external VO2 applications. |
| VON (Pin 10) | Delayed Positive Output | Final regulated output activated by Q3 after CT delay; provides sequenced bias for TFT source drivers. |
| Exposed Pad (Pin 11) | Thermal Ground | Must be soldered to PCB ground plane; primary thermal path for heat dissipation (θJA = 40°C/W). |
Key Features
| Feature | Design Value |
|---|---|
| Triple Bias Generation | Simultaneously delivers AVDD, VON, and VOFF from one IC - eliminates need for discrete charge pumps or multiple regulators in TFT-LCD designs. |
| 3MHz Fixed-Frequency Operation | Enables use of 3.3µH/4.7µH chip inductors and 0402/0603 ceramic caps - achieves full solution height <1.2mm. |
| Externally Programmable VON Delay | CT pin accepts standard capacitor (e.g., 10nF) to set precise delay (2.3ms typ) between AVDD regulation and VON activation - ensures correct LCD panel power-up sequence. |
| All-Ceramic Component Support | No electrolytics required - improves reliability, lifetime, and temperature stability in portable and industrial displays. |
| Thermally Enhanced MSE Package | 10-lead MSOP with exposed ground pad (θJA = 40°C/W) - sustains 200mA AVDD load without derating in compact layouts. |
Applications
| TFT-LCD Notebook Display Panels | TFT-LCD Desktop Monitor Display Panels |
|---|---|
Use Scenario: Powering 12–15 inch notebook LCD modules requiring sequenced AVDD, VON, and VOFF rails. IC Role / Device Role / Timing Role: Primary bias generator providing 10V/200mA AVDD, 24V/10mA VON (2.3ms delayed), and –6V/10mA VOFF from 3.3V input. Use Value: Enables single-chip solution meeting tight height constraints (<1.2mm) and EMI requirements in ultra-thin clamshell designs. | Use Scenario: Driving 17–24 inch desktop monitor panels with higher current AVDD demands (up to 200mA) and strict startup sequencing. IC Role / Device Role / Timing Role: Integrated triple-output regulator delivering 12V/120mA AVDD, 20V/10mA VON, and –6V/20mA VOFF with programmable delay. Use Value: Reduces BOM count by replacing three discrete DC/DC converters and simplifies layout with shared 3MHz clock and ground-referenced CT timing. |
| Digital Cameras | Handheld Computers |
Use Scenario: Biasing small-format color LCD viewfinders and rear-panel displays in battery-powered digital cameras. IC Role / Device Role / Timing Role: Generates 7.5V/200mA AVDD, 15V/10mA VON, and –10V/20mA VOFF from 3.3V supply with soft-start via SHDN pin. Use Value: Supports wide input range (2.7V–8V) to accommodate Li-ion voltage sag; low 12.5mA quiescent current extends battery life. | Use Scenario: Providing TFT-LCD bias in ruggedized handheld computers operating across –40°C to 85°C ambient. IC Role / Device Role / Timing Role: Delivers 8V/200mA AVDD, 24V/10mA VON, and –8V/10mA VOFF with guaranteed operation over full industrial temperature range. Use Value: Built-in UVLO and thermal protection ensure reliable startup and fault recovery in variable-power mobile environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar TFT-LCD bias generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT1945EMS#PBF | Dual-output (±34V max), 350mA per rail, no VON delay circuit; uses separate charge pump for negative rail. | Lacks integrated VON timing control - requires external delay circuitry for sequenced startup. | Choose when only dual-rail (positive/negative) bias is needed and VON sequencing is handled externally. |
| LTC3589EUF#PBF | Quad-output PMIC with buck, boost, LDOs, and I²C programmability; 3MHz boost section but no dedicated VON delay function. | Higher integration but less optimized for TFT-LCD-specific sequencing; requires firmware configuration. | Prefer for systems needing mixed-rail power (core, I/O, memory) alongside LCD bias, where programmability justifies added complexity. |
Compared with LT1945EMS#PBF and LTC3589EUF#PBF, the LT1947EMSE#PBF uniquely integrates VON delay timing, dual-boost architecture, and charge-pump VOFF in a single 10-pin MSE package - delivering the most direct, layout-efficient solution for sequenced TFT-LCD bias without external timing components or configuration overhead.
Availability
LT1947EMSE#PBF is available at Aetrix Electronics and suitable for TFT-LCD notebook display panels, desktop monitor display panels, and handheld computer designs requiring stable component supply, industrial temperature support (–40°C to 85°C), and low-profile power solutions.
Supply support for LT1947EMSE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving industrial, automotive, communications, and consumer markets.
The LT1947EMSE#PBF belongs to Linear's TFT-LCD power management product line, engineered specifically to replace multi-component bias solutions with highly integrated, low-height, sequenced-output regulators for portable and space-constrained displays.
FAQ
What is the maximum output voltage capability of the LT1947EMSE#PBF for AVDD and VON rails?
The LT1947EMSE#PBF supports adjustable AVDD and VON outputs up to 30V each, as specified in the Absolute Maximum Ratings and confirmed in the Electrical Characteristics table (VON, VO2 Voltage = 30V). This is achieved using the internal 1.26V feedback reference and external resistor dividers on FB1 and FB2 pins. The device maintains regulation and stability within this range across its –40°C to 85°C operating temperature span.
How does the CT pin on the LT1947EMSE#PBF control VON timing, and what capacitor value yields a 2.3ms delay?
The CT pin on the LT1947EMSE#PBF connects to an external capacitor that charges from a 5.5µA internal current source. When the CT voltage reaches 1.28V, the internal Q3 switch turns on, connecting VO2 to VON. Using C = (5.5µA × tDELAY) / 1.28V, a 10nF capacitor yields ~2.3ms delay. This precise, passive timing eliminates need for external controllers or RC networks in TFT-LCD power sequencing.
What is the thermal advantage of the MSE package used by the LT1947EMSE#PBF compared to the standard MSOP package?
The LT1947EMSE#PBF uses the thermally enhanced MSE package with an exposed ground pad (Pin 11), achieving θJA = 40°C/W - significantly lower than the standard MS package's θJA = 120°C/W. This 3× improvement in thermal resistance allows sustained 200mA AVDD output without derating in compact layouts, provided the exposed pad is soldered to a PCB ground plane with thermal vias.
Can the LT1947EMSE#PBF operate from a 2.7V input, and what happens below that threshold?
Yes, the LT1947EMSE#PBF operates down to 2.7V input, as stated in its Input Voltage Range specification. Below approximately 2.7V, the internal undervoltage lockout (UVLO) circuit disables switching to prevent erratic regulation and protect downstream circuitry. This ensures clean startup and shutdown behavior across the full specified input range, critical for battery-powered TFT-LCD applications experiencing voltage sag.
Does the LT1947EMSE#PBF require external diodes and inductors, and what are typical values used in reference designs?
Yes, the LT1947EMSE#PBF requires external components: two inductors (L1 = 3.3µH, L2 = 4.7µH), four diodes (D1 = MBRM120LT3, D2 = CMDSH-3, D3/D4 = BAT54S), and five ceramic capacitors (C1 = 2.2µF, C2 = 3.3µF ×2, C3 = 220nF, C4/C6 = 0.68µF). These values appear consistently across Figures 1, 3, and TA02–TA04 in the datasheet and enable full functionality including AVDD, VON, and VOFF generation.
LT1947EMSE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Applications:
- Converter, TFT LCD
- Voltage - Input:
- 2.7V ~ 8V
- Number of Outputs:
- 3
- Voltage - Output:
- Adj up to 30V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-MSOP-EP
LT1947EMSE#PBF FAQ
1.How can I place an order for LT1947EMSE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1947EMSE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1947EMSE#PBF reliable?
The price and inventory of LT1947EMSE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1947EMSE#PBF is usually 5 days.
3.What payment methods are accepted for LT1947EMSE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1947EMSE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1947EMSE#PBF?
LT1947EMSE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1947EMSE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1947EMSE#PBF?
For technical support, including LT1947EMSE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1947EMSE#PBF requirements.
6.How does Aetrix verify that LT1947EMSE#PBF is sourced from the original manufacturer or authorized distributors?
All LT1947EMSE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1947EMSE#PBF meets industry standards.
7.What is the process for return or replacement of LT1947EMSE#PBF?
All LT1947EMSE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1947EMSE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1947EMSE#PBF part is unused and in its original packaging.
Return procedure for LT1947EMSE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1947EMSE#PBF Tags

-
TPS51206DSQR
Texas Instruments

-
TPS51200DRCR
Texas Instruments

-
TPS51200DRCT
Texas Instruments

-
TPS62740DSSR
Texas Instruments

-
TPS51100DGQR
Texas Instruments
-
NCP51200MNTXG
onsemi
-
NCP51400MNTXG
onsemi

-
RT9026GSP
Richtek USA Inc.

-
LP2998MRX/NOPB
Texas Instruments

-
TPS51200QDRCRQ1
Texas Instruments

-
DPA423GN-TL
Power Integrations

-
LM10011SD/NOPB
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

