My Inquiry
My Account
Analog Devices Inc. LT1952MPGN#PBF
- Part No.:
- LT1952MPGN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LT1952MPGN#PBF.pdf
- Description:
- IC REG CTRLR FWRD CONV 16SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,412
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT1952MPGN#PBF from Analog Devices (formerly Linear Technology) is a current-mode PWM controller optimized for single-switch synchronous forward converters. It delivers synchronous rectifier control, programmable volt-second clamp (adaptive max duty cycle), 107mV precision overcurrent threshold, and true PWM soft-start. Designed for 25W–500W telecom and industrial DC/DC supplies with 36V–72V input and 12V/20A semi-regulated bus output.
For engineers reviewing the LT1952MPGN#PBF datasheet, LT1952MPGN#PBF pinout, LT1952MPGN#PBF application, or LT1952MPGN#PBF equivalent, key selection considerations include its –55°C to 125°C extended temperature grade, 100kHz–500kHz programmable switching frequency, synchronous timing delay control via DELAY pin, and micropower bootstrap start-up (460µA) from high VIN.
Technical Context
The LT1952MPGN#PBF implements current-mode control with an internal 1.23V FB reference and true op-amp COMP pin enabling wide-range compensation networks. Its adaptive volt-second clamp uses SD_VSEC and SS_MAXDC pins-resistively derived from input voltage-to dynamically limit maximum duty cycle and prevent transformer saturation during line/load transients.
It features dual gate drivers: OUT (±1A, 13V-clamped) for primary MOSFET and SOUT (±50mA, 12V-clamped) for secondary-side synchronous rectifiers, with programmable tDELAY between them. Leading edge blanking (via BLANK pin) and slope compensation (via ISENSE series resistor) are independently adjustable for robust loop stability across diverse inductor/MOSFET combinations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Operating Temp Range | –55°C to 125°C junction (MP-grade); enables deployment in harsh industrial/military environments without derating. |
| Switching Frequency | 100kHz–500kHz (ROSC-programmable); supports compact magnetics and EMI optimization via external sync up to 1.5×fOSC. |
| Overcurrent Threshold | Precision 107mV (OC pin); duty-cycle-independent short-circuit protection triggering hiccup-mode soft-start. |
| VIN Start-up Current | 460µA typical; allows reliable bootstrap start-up from high-input systems (e.g., 48V telecom) using simple RC network. |
| Max Duty Cycle Clamp | Adaptive via SD_VSEC/SS_MAXDC; prevents transformer saturation while enabling >50% duty cycle for higher power density. |
| Synchronous Timing Delay | Programmable tDELAY (40–120ns, RDELAY = 40k–120k); aligns SOUT-to-OUT edge for optimal synchronous rectifier FET timing. |
| Error Amplifier | True op-amp COMP output (65–85dB gain, 3MHz GBW); supports Type II/III compensation for stable regulation under fast load transients. |
Pinout & Package
LT1952MPGN#PBF is housed in a 16-pin plastic SSOP package (5.0mm × 6.2mm, 0.635mm pitch) with exposed thermal pad (PGND-connected) for enhanced thermal performance in high-power forward converters.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| COMP (1) | Error amplifier output | Op-amp output driving compensation network; 0.8V–2.5V range maps to 0–220mV ISENSE threshold; disables when FB = VREF. |
| FB (2) | Feedback input | Compares output voltage (via resistor divider) against 1.23V internal reference; FB = VREF disables error amplifier. |
| ROSC (3) | Oscillator programming | Resistor to ground sets fOSC (100–500kHz); nominal 1.0V pin voltage ensures accurate frequency setting. |
| SYNC (4) | External clock input | Logic-compatible input accepting 10–90% duty cycle signals up to 500kHz; enables EMI spread-spectrum or multi-phase sync. |
| SS_MAXDC (5) | Soft-start & max duty clamp | Capacitor-resistor network ramps voltage to control soft-start timing; also sets adaptive duty cycle limit with SD_VSEC. |
| VREF (6) | 2.5V reference output | Stable 2.5V source (±2.5% over temp), capable of 2.5mA drive; used for biasing dividers on SS_MAXDC, SD_VSEC, and BLANK. |
| SD_VSEC (7) | Volt-second clamp & UVLO | 1.32V threshold triggers shutdown; resistor divider from VIN sets system UVLO with programmable hysteresis (10µA pin current shift). |
| GND (8) | Analog ground | Reference for FB, COMP, ROSC, SYNC, SS_MAXDC; must be star-connected to minimize noise coupling into control loop. |
| BLANK (9) | Leading edge blanking | Resistor to ground programs blanking time (180–540ns); suppresses false OC/ISENSE trips during MOSFET turn-on noise. |
| ISENSE (10) | Current sense input | Connects to MOSFET source resistor; slope compensation programmed via series resistor to improve loop stability at high duty cycles. |
| OC (11) | Overcurrent detection | 107mV threshold (independent of duty cycle); direct connection to sense resistor enables fast, reliable short-circuit response. |
| DELAY (12) | Synchronous timing delay | Resistor to ground sets tDELAY (40–120ns); fine-tunes SOUT-to-OUT edge alignment for optimal synchronous rectifier conduction. |
| PGND (13) | Power ground | High-current return path for OUT/SOUT drivers; must be low-inductance plane tied to GND at single point near IC. |
| OUT (14) | Primary MOSFET driver | ±1A peak gate drive, 13V clamped; active pull-off in shutdown prevents shoot-through during fault recovery. |
| VIN (15) | Supply input | Operates from 25V max; LT1952 variant has 14.25V ON / 8.75V OFF UVLO; requires local 10µF ceramic decoupling. |
| SOUT (16) | Synchronous rectifier sync | ±50mA peak drive, 12V clamped; phase-aligned with OUT; enables precise timing control of secondary-side FETs. |
Key Features
| Feature | Design Value |
|---|---|
| Synchronous rectifier control | Dual outputs (SOUT + OUT) with programmable tDELAY enable precise timing of secondary-side FETs, boosting efficiency by 2–5% vs. diode rectification. |
| Adaptive volt-second clamp | SD_VSEC/SS_MAXDC resistor network replaces external capacitor-based clamps-eliminating capacitor drift errors and reducing component count by one. |
| True PWM soft-start | Ramping SS_MAXDC voltage gradually increases max duty cycle, preventing inrush current and transformer core saturation during startup. |
| Micropower bootstrap start-up | 460µA VIN start-up current allows direct RC-derived supply from high-voltage rails (e.g., 48V), removing need for auxiliary winding or LDO. |
| Hiccup-mode short-circuit protection | 107mV OC threshold triggers immediate soft-start latch; reduces stress on MOSFET, transformer, and rectifiers during sustained overload. |
| Programmable slope compensation | Resistor in series with ISENSE pin adjusts ramp slope to match inductor current slew rate-ensuring stable operation across wide duty cycle and input ranges. |
Applications
| Telecom 48V Bus Converter | Industrial Isolated DC/DC |
|---|---|
Use Scenario: 36V–72V input telecom rectifier supplying 12V/20A semi-regulated bus for base station RF modules. IC Role / Device Role / Timing Role: Primary-side PWM controller managing single-MOSFET forward topology with synchronous rectification on secondary side. Use Value: Adaptive volt-second clamp enables >50% duty cycle at high VIN, improving transformer utilization and allowing smaller magnetics vs. fixed 50% clamp designs. |
Use Scenario: 24V–48V factory automation input powering isolated 5V/10A logic supply with strict efficiency and thermal requirements. IC Role / Device Role / Timing Role: Current-mode controller providing isolated feedback via optocoupler and synchronous rectifier timing for minimal conduction loss. Use Value: True op-amp COMP pin supports Type III compensation for tight regulation under rapid 0–100% load steps, meeting <±1% output tolerance spec. |
| Distributed Power Architecture | Military/Aerospace DC/DC |
Use Scenario: Intermediate bus converter in server rack delivering 12V to multiple point-of-load regulators, requiring high reliability and low standby loss. IC Role / Device Role / Timing Role: Forward controller with programmable frequency (200kHz) and external sync capability for EMI reduction in dense PCB layouts. Use Value: 460µA start-up current and –55°C to 125°C MP-grade rating ensure cold-start capability and long-term operation in unventilated enclosures. |
Use Scenario: Avionics power supply operating from 28V aircraft bus, needing radiation-tolerant design, extended temperature support, and fault resilience. IC Role / Device Role / Timing Role: Robust PWM controller with hiccup-mode protection, leading edge blanking, and undervoltage lockout with programmable hysteresis. Use Value: SD_VSEC-based UVLO with 10µA hysteresis current enables precise, stable brown-out detection-critical for mission-critical power sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar forward converter controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3748EMSE#PBF | Integrated MOSFET driver with built-in transformer reset detection; no external SD_VSEC clamp needed; operates up to 100V VIN. | Designed for flyback/isolated buck-boost; lacks dedicated SOUT pin and programmable tDELAY for forward synchronous rectification. | Select LT3748EMSE#PBF only if flyback topology is acceptable and transformer reset monitoring is preferred over adaptive volt-second clamp. |
| UCC2891DR | TI forward controller with integrated slope compensation and 1.5A gate drive; supports 12V–100V input but no programmable tDELAY or SOUT sync output. | Targets high-voltage industrial supplies; lacks micropower start-up (typ. 1.2mA) and extended –55°C rating-unsuitable for cold-environment telecom. | Choose UCC2891DR for cost-sensitive 100V-input industrial converters where MP-grade temp range and 460µA start-up are not required. |
Compared with LT3748EMSE#PBF and UCC2891DR, the LT1952MPGN#PBF uniquely combines MP-grade temperature support, micropower bootstrap start-up, and dual-output synchronous timing control-making it the only option qualified for ruggedized 48V telecom forward converters demanding >50% duty cycle and sub-500ns timing precision.
Availability
LT1952MPGN#PBF is available at Aetrix Electronics and suitable for telecom power supplies, industrial isolated DC/DC converters, and distributed power architectures requiring stable component supply across extended temperature and long product lifecycles.
Supply support for LT1952MPGN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors.
The LT1952MPGN#PBF belongs to Linear's legacy high-efficiency PWM controller product line, engineered specifically for space-constrained, high-reliability forward converter topologies in telecom and industrial infrastructure.
FAQ
What is the operating temperature range of the LT1952MPGN#PBF?
The LT1952MPGN#PBF is rated for –55°C to 125°C junction temperature (MP-grade), verified across full temperature range per datasheet specifications. This exceeds commercial and industrial grades and supports deployment in aerospace, military, and outdoor telecom equipment where extreme ambient conditions exist. The LT1952MPGN#PBF undergoes full characterization and testing at both extremes to guarantee parameter stability.
How does the LT1952MPGN#PBF implement adaptive duty cycle clamping?
The LT1952MPGN#PBF uses two pins-SD_VSEC and SS_MAXDC-to implement adaptive volt-second clamping without external capacitors. SD_VSEC is resistively divided from input voltage to set the clamp threshold; SS_MAXDC is biased from VREF to set initial duty limit. As VIN rises, SD_VSEC voltage increases, automatically lowering the max duty cycle to prevent transformer saturation. This dynamic behavior is intrinsic to the LT1952MPGN#PBF architecture.
Can the LT1952MPGN#PBF synchronize to an external clock?
Yes, the LT1952MPGN#PBF supports external synchronization via the SYNC pin (Pin 4). It accepts logic-level signals with 10–90% duty cycle and frequencies up to 500kHz (1.5× nominal fOSC). When synchronized, the internal oscillator locks to the external signal, enabling EMI reduction, multi-phase interleaving, or noise spectral shaping-key capabilities confirmed in the LT1952MPGN#PBF electrical characteristics table.
What is the purpose of the DELAY pin on the LT1952MPGN#PBF?
The DELAY pin (Pin 12) on the LT1952MPGN#PBF programs the time delay (tDELAY) between the rising edges of SOUT and OUT. A resistor to ground sets tDELAY from 40ns to 120ns, allowing precise alignment of secondary-side synchronous rectifier turn-on relative to primary switch timing. This optimization minimizes body-diode conduction loss and is critical for achieving >94% efficiency in forward converters using the LT1952MPGN#PBF.
Does the LT1952MPGN#PBF support isolated feedback configurations?
Yes, the LT1952MPGN#PBF supports isolated feedback via its COMP pin. In optocoupler-based designs, the COMP output drives the optocoupler LED, while FB is tied to VREF to disable the internal error amplifier. The LT1952MPGN#PBF's true op-amp COMP stage maintains high gain and bandwidth even under this configuration, ensuring stable regulation and fast transient response-verified in typical application circuits and block diagrams.
LT1952MPGN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Output Type:
- Transistor Driver
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive, Isolation Capable
- Topology:
- Forward Converter
- Number of Outputs:
- 1
- Output Phases:
- 1
- Voltage - Supply (Vcc/Vdd):
- 9.25V ~ 25V
- Frequency - Switching:
- 100kHz ~ 500kHz
- Duty Cycle (Max):
- 90%
- Synchronous Rectifier:
- Yes
- Clock Sync:
- Yes
- Serial Interfaces:
- -
- Control Features:
- Enable, Frequency Control
- Operating Temperature:
- -55°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-SSOP
LT1952MPGN#PBF FAQ
1.How can I place an order for LT1952MPGN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT1952MPGN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT1952MPGN#PBF reliable?
The price and inventory of LT1952MPGN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT1952MPGN#PBF is usually 5 days.
3.What payment methods are accepted for LT1952MPGN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT1952MPGN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT1952MPGN#PBF?
LT1952MPGN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT1952MPGN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT1952MPGN#PBF?
For technical support, including LT1952MPGN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT1952MPGN#PBF requirements.
6.How does Aetrix verify that LT1952MPGN#PBF is sourced from the original manufacturer or authorized distributors?
All LT1952MPGN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT1952MPGN#PBF meets industry standards.
7.What is the process for return or replacement of LT1952MPGN#PBF?
All LT1952MPGN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT1952MPGN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT1952MPGN#PBF part is unused and in its original packaging.
Return procedure for LT1952MPGN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT1952MPGN#PBF Tags
-
UCC28C45DR
Texas Instruments
-
UCC28C40DR
Texas Instruments
-
UCC28C43DR
Texas Instruments
-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments
-
MIC2102YML-TR
Microchip Technology
-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments
-
LM5155DSSR
Texas Instruments
-
LM25085MYX/NOPB
Texas Instruments
-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
