Analog Devices Inc./Maxim Integrated LT3046ATC+T
- Part No.:
- LT3046ATC+T
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Package:
- 12-WFDFN Exposed Pad
- Datasheet:
-
LT3046ATC+T.pdf
- Description:
- LT3046ATC+T
- Quantity:
- Payment:

- Shipping:

Inventory:4,062
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT3046ATC+T from Analog Devices is an ultra-low-noise, ultra-high-PSRR linear regulator delivering 200mA output current with 300mV dropout, 0.8μVRMS (10Hz–100kHz) output noise, and 82dB PSRR at 1MHz-designed for powering RF signal chains including VCOs, PLLs, and LNAs where supply integrity directly impacts phase noise and dynamic range.
For engineers reviewing the LT3046ATC+T datasheet, LT3046ATC+T pinout, LT3046ATC+T application, or LT3046ATC+T equivalent, key selection criteria include verified 2.2nV/√Hz spectral noise at 10kHz, programmable 0.2V–19V output via single resistor, ±0.5% SET pin current accuracy, and validated DFN-12 (3mm × 3mm) thermal performance under 200mA continuous load.
Technical Context
The LT3046ATC+T implements a precision current-reference architecture followed by a high-performance voltage buffer, enabling unity-gain stability across its full 0.2V–19V output range while maintaining constant noise, PSRR, and bandwidth regardless of setpoint. Its dual-output-sense topology (OUT and OUTS pins) supports Kelvin sensing for sub-millivolt load regulation under fast transients.
It integrates programmable current limiting (via ILIM pin with 150mA/kΩ scale factor), fast-startup circuitry activated by PGFB, and reverse-battery/reverse-current protection-enabling robust operation in battery-powered instrumentation without external diodes or foldback compensation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Current | 200mA continuous-supports high-precision ADC/DAC bias rails and RF power amplifier stages without derating. |
| Output Noise (RMS) | 0.8μVRMS (10Hz–100kHz) with 4.7μF SET capacitor-meets stringent low-noise requirements for 24-bit SAR and delta-sigma converters. |
| PSRR @ 1MHz | 82dB-rejects switching regulator ripple and digital noise coupling into sensitive analog signal paths. |
| Dropout Voltage | 300mV at 200mA-enables efficient regulation from 3.3V or 5V sources down to 0.2V outputs with minimal headroom loss. |
| SET Pin Accuracy | ±0.5% initial tolerance-ensures precise, resistor-programmed output voltage without trimming or calibration. |
| Input Voltage Range | 2.2V to 20V-supports wide-input industrial and automotive applications, including post-regulation after buck converters. |
| Shutdown Quiescent Current | 26μA-enables low-power standby modes in portable instrumentation and IoT sensor nodes. |
Pinout & Package
LT3046ATC+T is housed in a thermally enhanced, lead-free, RoHS-compliant 12-lead 3mm × 3mm DFN package with exposed pad electrically connected to GND for optimal thermal dissipation (θJA = 35°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN (Pins 1, 2) | Power input | Dual-input configuration lowers effective series resistance; accepts 2.2V–20V with reverse-battery protection-no external diode needed. |
| EN/UV (Pin 3) | Enable / UVLO control | 1.27V threshold with 110mV hysteresis enables reliable startup from weak batteries; can be driven above VIN. |
| DNC (Pin 4) | No-connect | Must remain unconnected-no internal function or electrical path. |
| PG (Pin 5) | Open-drain power-good flag | Pulls low when PGFB < 298mV; indicates regulation status independent of shutdown state. |
| ILIM (Pin 6) | Current limit programming / monitoring | Resistor-to-GND sets current limit (150mA/kΩ); also provides 0–290mV proportional current monitor output. |
| PGFB (Pin 7) | Power-good feedback / fast-start trigger | Sets programmable PGOOD threshold (0.298V × [1 + R2/R1]) and activates fast-start mode when pulled to IN. |
| SET (Pin 8) | Voltage set-point reference | Sources precision 100μA ±0.5% current-output voltage = 100μA × RSET, enabling 0.2V–19V programming. |
| GND (Pin 9) | Analog ground reference | Primary return for SET, ILIM, and PGFB; must be Kelvin-connected to output capacitor ground for best load regulation. |
| OUTS (Pin 10) | Output voltage sense | Non-inverting error amp input-Kelvin connection to load improves transient response and load regulation to ±0.01%. |
| OUT (Pins 11, 12) | Regulated output power | Dual-output pins reduce IR drop and improve current sharing; requires ≥4.7μF ceramic capacitor (ESR < 20mΩ). |
Key Features
| Feature | Design Value |
|---|---|
| Ultra-low 1/f noise | 2.5μVP-P (0.1Hz–10Hz)-critical for DC-coupled instrumentation amplifiers and low-frequency sensor front-ends. |
| Parallelable architecture | Enables noise reduction (1/√N), current scaling (N × 200mA), and thermal spreading-no external ballast resistors required. |
| Programmable power good | Configurable threshold via external resistor divider on PGFB-supports system-level sequencing and fault detection. |
| Internal protection suite | Includes reverse-battery, reverse-current, thermal shutdown with hysteresis, and foldback current limiting-eliminates need for discrete protection components. |
| Fast start-up capability | 10ms to 90% VOUT with PGFB configured for fast-start-reduces boot time in systems requiring rapid wake-up from sleep. |
Applications
| RF Power Supply | High-Precision Data Acquisition |
|---|---|
|
Use Scenario: Powering VCOs and PLLs in microwave transceivers where supply-induced phase noise degrades EVM and adjacent channel leakage. IC Role / Device Role / Timing Role: Ultra-low-noise post-regulator supplying clean bias to oscillator core and frequency synthesizer blocks. Use Value: 2.2nV/√Hz noise floor and 82dB PSRR at 1MHz suppress supply-induced jitter, enabling <−160dBc/Hz phase noise at 100kHz offset. |
Use Scenario: Providing reference and analog supply rails for 24-bit delta-sigma ADCs in precision weigh scales and medical digitizers. IC Role / Device Role / Timing Role: Low-drift, low-noise voltage source for ADC reference buffers and PGA bias networks. Use Value: 0.8μVRMS broadband noise and <±2mV load regulation ensure ENOB > 22 bits across full temperature range. |
| Post-Regulator for Switching Supplies | Low-Noise Instrumentation Amplifier Supply |
|
Use Scenario: Cleaning up ripple and switching artifacts from buck regulators feeding mixed-signal SoCs in industrial controllers. IC Role / Device Role / Timing Role: High-PSRR LDO placed downstream of DC/DC converter to isolate noise-sensitive analog subsystems. Use Value: 96dB PSRR at 10kHz and 74dB at 1MHz attenuate switching harmonics, reducing conducted emissions and improving ADC SNR by >15dB. |
Use Scenario: Biasing front-end instrumentation amplifiers in EEG/ECG systems where microvolt-level biological signals require ultra-stable supplies. IC Role / Device Role / Timing Role: Dual-rail (±VOUT) configurable low-noise supply using split-output configuration with matched noise performance. Use Value: 2.5μVP-P 1/f noise and <1μV drift over 24h prevent baseline wander and preserve sub-μV signal fidelity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar ultra-low-noise LDO applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3045EDD#PBF | Same architecture, 200mA rating, but DFN-10 package; 0.8μVRMS noise, 79dB PSRR @ 1MHz; no PGFB or fast-start functionality. | Lacks programmable power good and fast-start-unsuitable for systems requiring power sequencing or rapid wake-up. | Select LT3045EDD#PBF only when PGFB, ILIM, and EN/UV flexibility are unnecessary and board space permits larger θJA (45°C/W). |
| TPL7407LDR | 7-channel 200mA LDO array; 12μVRMS noise (10Hz–100kHz); no SET-pin programming-fixed 3.3V/5V outputs only. | Designed for multi-rail digital I/O buffering-not optimized for RF or precision analog supply domains. | Choose TPL7407LDR only for cost-sensitive, multi-supply digital systems where noise performance is secondary to integration density. |
Compared with LT3045EDD#PBF and TPL7407LDR, the LT3046ATC+T uniquely combines programmable output, ultra-low 1/f noise, and integrated power-good signaling-making it the only option among the three suitable for RF PLL biasing and high-resolution data acquisition where both spectral purity and system-level monitoring are mandatory.
Availability
LT3046ATC+T is available at Aetrix Electronics and suitable for RF power supplies, high-speed data converters, precision instrumentation, and post-regulation applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LT3046ATC+T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, communications, automotive, and healthcare markets with precision technologies.
The LT3046ATC+T belongs to Analog Devices' ultra-low-noise LDO family, engineered specifically for noise-critical analog signal chains-including RF, metrology, and high-fidelity audio-where conventional regulators introduce unacceptable spectral contamination.
FAQ
What is the minimum output capacitance required for stable operation of the LT3046ATC+T?
The LT3046ATC+T requires a minimum 4.7μF ceramic output capacitor with ESR below 20mΩ and ESL below 2nH. This value ensures phase margin >60° across all operating conditions and prevents oscillation during large load transients. Using lower capacitance or higher-ESR types risks instability and degraded PSRR-verified in Figure 22 of the LT3046 datasheet Rev. B.
Can the LT3046ATC+T be used in parallel configurations, and what design considerations apply?
Yes, the LT3046ATC+T supports direct paralleling without external ballast resistors due to its precision current-source architecture. When paralleled, output noise reduces by √N, current capacity scales linearly, and thermal load spreads across devices. Key requirements include matched PCB layout, identical SET and output capacitors per device, and shared PGFB/EN/UV nets for synchronized startup-details in Applications Information Section 25 of the datasheet.
How does the SET pin current accuracy affect output voltage tolerance in the LT3046ATC+T?
The LT3046ATC+T features ±0.5% initial accuracy on its 100μA SET pin current, which directly determines output voltage via VOUT = 100μA × RSET. Combined with standard 1% resistor tolerance, total output error remains within ±1.5% at room temperature-enabling accurate, resistor-programmed outputs from 0.2V to 19V without trimming. Temperature drift adds <±0.01%/°C additional error.
Does the LT3046ATC+T provide reverse-current protection, and how is it implemented?
Yes, the LT3046ATC+T includes integrated reverse-current protection. When VIN < VOUT, internal circuitry blocks conduction from OUT to IN, preventing backfeed into upstream supplies or batteries. This is achieved without external diodes and remains active across the full –40°C to +125°C junction temperature range-confirmed in Absolute Maximum Ratings Table 2 and Protection Features Section 37.
What is the purpose of the OUTS pin on the LT3046ATC+T, and how should it be connected?
The OUTS pin is the non-inverting input of the error amplifier and serves as the remote output voltage sense point. For optimal load regulation and transient response, OUTS must be Kelvin-connected directly to the load or output capacitor's high-side terminal-separate from the main GND return path. This eliminates IR drop errors caused by PCB trace resistance, ensuring <±0.01% load regulation even at 200mA step loads.
LT3046ATC+T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc./Maxim Integrated
- Series:
- -
- Package/Case:
- 12-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Output Configuration:
- Positive
- Output Type:
- Adjustable
- Number of Regulators:
- 1
- Voltage - Input (Max):
- 20V
- Voltage - Output (Min/Fixed):
- 0.2V
- Voltage - Output (Max):
- 19V
- Voltage Dropout (Max):
- 0.47V @ 200mA
- Current - Output:
- 200mA
- Current - Quiescent (Iq):
- -
- Current - Supply (Max):
- 15 mA
- PSRR:
- 102dB ~ 60dB (120Hz ~ 10MHz)
- Control Features:
- -
- Protection Features:
- Over Current, Over Temperature, Reverse Current, Reverse Polarity, Short Circuit, Under Voltage Lockout (UVLO)
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-DFN (3x3)
LT3046ATC+T FAQ
1.How can I place an order for LT3046ATC+T through Aetrix?
Please submit a Request for Quotation (RFQ) for LT3046ATC+T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT3046ATC+T reliable?
The price and inventory of LT3046ATC+T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT3046ATC+T is usually 5 days.
3.What payment methods are accepted for LT3046ATC+T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT3046ATC+T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT3046ATC+T?
LT3046ATC+T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT3046ATC+T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT3046ATC+T?
For technical support, including LT3046ATC+T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT3046ATC+T requirements.
6.How does Aetrix verify that LT3046ATC+T is sourced from the original manufacturer or authorized distributors?
All LT3046ATC+T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT3046ATC+T meets industry standards.
7.What is the process for return or replacement of LT3046ATC+T?
All LT3046ATC+T units undergo pre-shipment inspection (PSI). If there is an issue with LT3046ATC+T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT3046ATC+T part is unused and in its original packaging.
Return procedure for LT3046ATC+T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT3046ATC+T Tags

-
MIC5504-1.8YM5-TR
Microchip Technology

-
MIC5504-3.3YM5-TR
Microchip Technology

-
MIC5365-3.0YC5-TR
Microchip Technology

-
MIC5365-1.8YC5-TR
Microchip Technology

-
MIC5365-2.5YC5-TR
Microchip Technology

-
MIC5365-3.3YC5-TR
Microchip Technology

-
MIC5365-3.3YD5-TR
Microchip Technology

-
MIC5317-3.3YM5-TR
Microchip Technology

-
TLV1117LV33DCYR
Texas Instruments

-
MIC5317-3.3YMT-TZ
Microchip Technology

-
MIC5528-3.3YMT-TR
Microchip Technology

-
TLV75801PDRVR
Texas Instruments
Tech Hub
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
LDO regulator guide covering low dropout voltage, power dissipation, thermal design, PSRR, output noise, capacitor stability, adjustable LDO circuits, LDO vs buck converter and datasheet selection chec…
Conditional Access Module guide covering CAM meaning, CI/CI+ interface, smart card authorization, DVB security workflow, TV and set-top box compatibility, internal electronics, ESD protection, connecto…
Guide to electronic component obsolescence covering EOL risk, PCN/PDN notices, last-time buy planning, replacement options, form-fit-function validation, counterfeit risk and BOM lifecycle management.
18650 battery guide covering lithium-ion cell basics, 3.6V/3.7V voltage, 4.2V charging, mAh and Wh capacity, protected cells, chargers, BMS, series-parallel packs, holders, welding and sourcing checks.…

