My Inquiry
My Account
Analog Devices Inc. LT3095MPUDD#PBF
- Part No.:
- LT3095MPUDD#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Voltage Regulators - Linear + Switching
- Package:
- 24-WFQFN Exposed Pad
- Datasheet:
-
LT3095MPUDD#PBF.pdf
- Description:
- IC REG DL BOOST/LINEAR 24QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,519
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT3095MPUDD#PBF from Analog Devices (formerly Linear Technology) is a dual-channel, low-noise bias generator IC integrating two independent boost + LDO stages. Each channel delivers up to 50mA with <4µVRMS (10Hz–100kHz) output noise, 72dB PSRR at 1MHz, and programmable output voltage from 1V to 20V via a single resistor. It operates from 3V–20V input and is used in precision instrumentation amplifier biasing and RF front-end power supplies.
For engineers reviewing the LT3095MPUDD#PBF datasheet, LT3095MPUDD#PBF pinout, LT3095MPUDD#PBF application, or LT3095MPUDD#PBF equivalent, key selection criteria include dual-channel tracking boost-LDO architecture, –55°C to 125°C extended temperature rating, 24-lead 3mm × 5mm QFN package with exposed thermal pad, and synchronized switching capability up to 2MHz.
Technical Context
The LT3095MPUDD#PBF implements a two-stage per-channel architecture: a peak-current-mode boost regulator followed by a unity-gain, single-resistor-programmable linear regulator. The boost stage automatically tracks the LDO output, maintaining a fixed ~2V differential (VLDOIN – VOUT) to optimize PSRR, thermal dissipation, and transient response.
Each channel features independent enable pins with 1.23V threshold and 125mV hysteresis, a dedicated SET pin sourcing a precision 50µA reference current, and internal protection including current limit and thermal shutdown. The oscillator frequency is externally set via RT pin (450kHz–2MHz) and synchronizable via SYNC pin.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3V to 20V - supports wide-range industrial and USB-powered inputs without pre-regulation. |
| LDO Output Noise | 4µVRMS (10Hz–100kHz) - enables clean bias for low-noise op-amps and ADC references. |
| PSRR @ 1MHz | 72dB - suppresses high-frequency switching ripple from boost stage before LDO output. |
| Output Current per Channel | 50mA - sufficient for biasing multiple instrumentation amplifiers or RF ICs simultaneously. |
| Operating Temp Range | –55°C to 125°C - 100% tested MP-grade qualification for aerospace, defense, and harsh-environment applications. |
| Switching Frequency Range | 450kHz to 2MHz - allows EMI-sensitive layout optimization and external clock synchronization. |
| SET Pin Reference Current | 50µA ±1% - enables precise, temperature-stable output programming using standard resistors (e.g., 200kΩ = 10V). |
Pinout & Package
LT3095MPUDD#PBF is housed in a thermally enhanced 24-lead 3mm × 5mm plastic QFN (UDD) package with an exposed GND pad (Pin 25) requiring PCB soldering for optimal thermal performance and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1,5,7,14,16,20,25) | System Ground Reference | Multiple ground connections reduce impedance; exposed pad (Pin 25) must be soldered to PCB ground plane for θJA = 38°C/W thermal performance. |
| BSTOUT1 / BSTOUT2 (Pins 2,19) | Boost Regulator Output | Supplies regulated ~2V above corresponding LDO output; directly connects to LDOIN1/LDOIN2 to enforce tracking and minimize dropout loss. |
| OUT1 / OUT2 (Pins 8,13) | LDO Regulated Output | Delivers low-noise, precision DC bias; requires ≥2.2µF ceramic capacitor (ESR < 0.1Ω) placed adjacent to GND pin to ensure stability. |
| SET1 / SET2 (Pins 9,12) | Voltage Programming Reference | Sinks precision 50µA current; output voltage = 50µA × RSET; minimum 10nF capacitor improves noise and soft-start behavior. |
| EN1 / EN2 (Pins 10,11) | Channel Enable Control | Logic-level enable with 1.23V rising threshold and 125mV hysteresis; pulling both low activates micropower shutdown (≤2µA total quiescent current). |
| RT (Pin 17) | Oscillator Frequency Set | Resistor-to-GND sets switching frequency from 450kHz to 2MHz; enables EMI tuning and synchronization alignment. |
| SYNC (Pin 18) | External Clock Input | Accepts logic-level clock (0.8V–1.3V threshold); allows deterministic timing across multiple LT3095 devices or system-wide clock domain alignment. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent boost+LDO channels | Enables simultaneous generation of two ultra-low-noise bias rails (e.g., ±15V, 5V+12V) on one die with no cross-coupling. |
| Automatic boost-LDO tracking (VLDOIN – VOUT ≈ 2V) | Eliminates need for external feedback or dynamic boost voltage adjustment; maintains optimal LDO headroom across full output range. |
| Integrated Schottky diodes & compensation | Reduces BOM count by 4 components per channel and removes external compensation network design risk. |
| Symmetric pinout (UDD package) | Minimizes PCB routing complexity and layer count; identical channel layouts simplify layout reuse and debug. |
| 100% tested –55°C to 125°C operation | Guarantees parametric performance over full military-grade temperature range without derating assumptions. |
Applications
| Instrumentation Amplifier Bias | RF Front-End Power |
|---|---|
Use Scenario: Providing matched, ultra-low-noise dual-polarity bias for precision instrumentation amplifiers in data acquisition systems. IC Role / Device Role / Timing Role: Dual-channel bias generator delivering stable ±15V at 50mA with <4µVRMS noise and 72dB PSRR at 1MHz. Use Value: Enables >120dB CMRR and sub-1µV offset drift in INA circuits by eliminating switching noise coupling into sensitive analog signal paths. |
Use Scenario: Supplying clean, adjustable bias to LNAs, mixers, and VCOs in 5G mmWave transceivers where supply noise directly impacts phase noise and EVM. IC Role / Device Role / Timing Role: Generates 5V and 12V bias rails with synchronized 1MHz switching to avoid beat frequencies in RF bands. Use Value: Achieves –165dBc/Hz phase noise floor at 100kHz offset by suppressing power rail spurs below –100dBc relative to carrier. |
| Noise-Sensitive USB-Powered Devices | Industrial Sensor Signal Conditioning |
Use Scenario: Powering MEMS accelerometers and sigma-delta ADCs in portable test equipment powered solely from USB 5V. IC Role / Device Role / Timing Role: Boosts 5V USB input to 3.3V and 15V outputs while rejecting USB bus noise and host-switching artifacts. Use Value: Delivers <100µVP-P ripple and noise, enabling 24-bit effective resolution in battery-operated DAQ systems. |
Use Scenario: Biasing bridge sensors and strain gauges in factory-floor pressure/temperature transmitters operating in electrically noisy environments. IC Role / Device Role / Timing Role: Provides isolated, high-PSRR bias rails immune to 50/60Hz mains harmonics and VFD-induced transients. Use Value: Maintains >100dB PSRR up to 1MHz, reducing sensor offset drift to <10ppm/°C under EMI stress. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel low-noise bias generator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3045EDD#PBF | Single-channel, 500mA LDO only; no integrated boost stage - requires external step-up converter. | Used where higher current (>50mA) or lower noise (<0.8µVRMS) is needed but input voltage already meets LDO dropout requirements. | Select when input rail ≥ VOUT + 1.8V and ultra-low noise dominates over integration and board space. |
| TPS65136RSAT | Fixed-output dual-rail (±15V), 100mA per rail; no programmability or SYNC; higher noise (15µVRMS). | Targeted at LCD bias supplies; lacks precision SET-pin programming and wide 1V–20V output flexibility. | Select for cost-sensitive, fixed-voltage display bias where programmability and sub-5µV noise are not required. |
Compared with LT3045EDD#PBF and TPS65136RSAT, the LT3095MPUDD#PBF uniquely integrates dual programmable boost-LDO stages in one MP-grade package, enabling compact, flexible, and ultra-low-noise bias generation from a single wide-input rail - critical for portable precision instruments and RF subsystems.
Availability
LT3095MPUDD#PBF is available at Aetrix Electronics and suitable for instrumentation amplifier biasing, RF front-end power, and industrial sensor signal conditioning requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LT3095MPUDD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, formed through the acquisition of Linear Technology in 2017.
The LT3095MPUDD#PBF belongs to ADI's precision power management portfolio, designed specifically for noise-sensitive analog signal chains in test & measurement, medical imaging, and communications infrastructure where clean, programmable, and robust bias generation is mission-critical.
FAQ
What is the guaranteed operating temperature range for LT3095MPUDD#PBF?
The LT3095MPUDD#PBF is 100% tested over the full –55°C to 125°C junction temperature range, qualifying it for military, aerospace, and harsh industrial environments. This MP-grade specification exceeds the –40°C to 125°C range of the E- and I-grade variants and is explicitly verified per Linear Technology's characterization protocol (Note 2, datasheet page 3).
How does the LT3095MPUDD#PBF achieve its ultra-low output noise of 4µVRMS?
The LT3095MPUDD#PBF achieves 4µVRMS (10Hz–100kHz) noise through three integrated techniques: (1) a precision 50µA SET-pin current source with low thermal drift, (2) high-bandwidth LDO error amplifiers that actively reject input ripple up to ~1MHz, and (3) internal filtering of the bandgap reference and use of low-noise process design - all confirmed in the Typical Performance Characteristics (Figure G39–G42).
Can LT3095MPUDD#PBF generate asymmetric output voltages like 3.3V and 12V simultaneously?
Yes. The LT3095MPUDD#PBF supports fully independent output programming: Channel 1 uses SET1 with RSET1 = 66kΩ for 3.3V (3.3V ÷ 50µA), and Channel 2 uses SET2 with RSET2 = 240kΩ for 12V (12V ÷ 50µA). Both channels operate concurrently with no interaction, as validated in the TYPICAL APPLICATION schematic (TA01a) and Electrical Characteristics table.
What is the purpose of the BSTOUT1 and BSTOUT2 pins on LT3095MPUDD#PBF?
BSTOUT1 and BSTOUT2 are the regulated outputs of the integrated boost converters. Each is internally controlled to maintain ~2V above its respective LDO output (e.g., BSTOUT1 = OUT1 + 2V). They serve as the input supply (LDOIN1/LDOIN2) to the downstream linear regulators - ensuring optimal headroom, minimizing LDO power dissipation, and maximizing PSRR and transient response without external feedback components.
Is LT3095MPUDD#PBF pin-compatible with other variants like LT3095EUDD#PBF?
Yes. All LT3095 variants - including LT3095MPUDD#PBF, LT3095EUDD#PBF, and LT3095IUDD#PBF - share identical 24-lead 3mm × 5mm QFN (UDD) packaging, pinout, and footprint. The only differences are temperature grade qualification and associated test screening; no PCB layout changes are required when upgrading from E/I to MP grade.
LT3095MPUDD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-WFQFN Exposed Pad
- Packaging:
- Bulk
- Product Status:
- Active
- Topology:
- Step-Up (Boost) (1), Linear (LDO) (1)
- Number of Outputs:
- 2
- Frequency - Switching:
- 450kHz ~ 2MHz
- Voltage/Current - Output 1:
- Adj, 950mA
- Voltage/Current - Output 2:
- 1V ~ 20V, 50mA
- Voltage/Current - Output 3:
- -
- w/LED Driver:
- No
- w/Supervisor:
- No
- w/Sequencer:
- No
- Voltage - Supply:
- 3V ~ 20V
- Operating Temperature:
- -55°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 24-QFN (3x5)
LT3095MPUDD#PBF FAQ
1.How can I place an order for LT3095MPUDD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT3095MPUDD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT3095MPUDD#PBF reliable?
The price and inventory of LT3095MPUDD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT3095MPUDD#PBF is usually 5 days.
3.What payment methods are accepted for LT3095MPUDD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT3095MPUDD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT3095MPUDD#PBF?
LT3095MPUDD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT3095MPUDD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT3095MPUDD#PBF?
For technical support, including LT3095MPUDD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT3095MPUDD#PBF requirements.
6.How does Aetrix verify that LT3095MPUDD#PBF is sourced from the original manufacturer or authorized distributors?
All LT3095MPUDD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT3095MPUDD#PBF meets industry standards.
7.What is the process for return or replacement of LT3095MPUDD#PBF?
All LT3095MPUDD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT3095MPUDD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT3095MPUDD#PBF part is unused and in its original packaging.
Return procedure for LT3095MPUDD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT3095MPUDD#PBF Tags
-
TPS6521905RHBR
Texas Instruments
-
MIC3385YHL-TR
Microchip Technology
-
A4402ELPTR-T
Allegro MicroSystems
-
LM26480SQ-AA/NOPB
Texas Instruments
-
A4402KLPTR-T
Allegro MicroSystems
-
BD71847AMWV-E2
ROHM Semiconductor
-
ADP5040ACPZ-1-R7
Analog Devices Inc.
-
LT3048IDC#TRPBF
Analog Devices Inc.
-
ADP5037ACPZ-R7
Analog Devices Inc.
-
XRP7714ILB-F
MaxLinear, Inc.
-
LTC3260EDE#TRPBF
Analog Devices Inc.
-
LTC3260EMSE#PBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
