My Inquiry
My Account
Analog Devices Inc. LT3120JV#PBF
- Part No.:
- LT3120JV#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 28-VFQFN Exposed Pad
- Datasheet:
-
LT3120JV#PBF.pdf
- Description:
- IC REG BUCK BOOST ADJ 9A 28LQFN
- Quantity:
- Payment:
- Shipping:
Inventory:303
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT3120JV#PBF from Analog Devices is a 26V, 9A monolithic buck-boost DC/DC converter with integrated 4-switch PWM architecture, 2.5V–26V input range, 0.8V–24V output range, and ultralow-noise seamless mode transition-designed for USB PD, backup power, and multi-cell battery systems requiring high efficiency and compact footprint.
For engineers reviewing the LT3120JV#PBF datasheet, LT3120JV#PBF pinout, LT3120JV#PBF application, or LT3120JV#PBF equivalent, key selection criteria include programmable current limit (up to 9.5A avg), 400kHz–2MHz frequency tuning via RT pin, Burst Mode® operation (35µA no-load IQ), MPPC input regulation, and thermal performance in the 4mm × 5mm LQFN package.
Technical Context
The LT3120JV#PBF implements a proprietary 4-switch synchronous buck-boost topology enabling continuous regulation across VIN < VOUT, VIN = VOUT, and VIN > VOUT without discontinuities or subharmonics. Its current-mode control loop uses an error amplifier (VC pin) with external compensation and supports soft-start (6ms typical) and precise enable/UVLO threshold (1.205V rising, 90mV hysteresis).
It integrates low-RDS(ON) N-channel switches (23–25mΩ per switch), internal 3.73V VCC LDO (100mV dropout at 50mA), and three independent bootstrap circuits (BST1, BST2, BST3) for gate drive-each requiring dedicated ceramic capacitors (0.22µF, 0.22µF, 22nF respectively). The MPPC pin enables input voltage regulation for photovoltaic or supercapacitor sources.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 2.5V to 26V operating; starts up from as low as 500mV with external VCC bootstrapping |
| Output Voltage Range | 0.8V to 24V, set by FB resistive divider with 795mV nominal reference |
| Max Output Current | 9.5A average inductor current limit; supports 6.5A at 5V out with VIN > 6V |
| Switching Frequency | 400kHz to 2MHz, programmed via RT resistor or synchronized externally via SYNC/MODE pin |
| Quiescent Current | 35µA in Burst Mode® no-load; 3µA shutdown current with EN/UVLO < 0.3V |
| Package Thermal Rating | LQFN-28 (4mm × 5mm); θJA = 20°C/W, TJMAX = 150°C, exposed pad must be soldered to GND |
| Protection Features | Output short-circuit, thermal overload, reverse current blocking, and PGOOD indicator |
Pinout & Package
The LT3120JV#PBF is housed in a thermally enhanced 28-lead 4mm × 5mm LQFN package with exposed pad (Pin 29) tied to GND. Pin assignment follows standard top-view layout with multiple power and ground pins for low-impedance routing and thermal dissipation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST3 (Pin 1) | Flying capacitor node for output current sense amplifier | Must connect to PVOUT via 22nF capacitor; enables accurate ISP/ISN current sensing |
| PVOUT (Pins 2, 4) | High-current output power connection | Connects to switch D; requires low-ESR bulk capacitor (≥150µF) and shortest possible GND path |
| GND (Pins 3, 11, 18, 22, 29) | Power and signal ground reference | Exposed pad (Pin 29) is mandatory GND tie; high via density required for thermal management |
| ISP/ISN (Pins 5, 6) | Differential output current sense inputs | Measure voltage drop across external sense resistor; disable by tying both to PVOUT |
| PROG (Pin 8) | Programmable average output current limit | Resistor to GND sets limit (e.g., 76.8kΩ → 6.5A); also serves as analog current monitor |
| FB (Pin 9) | Feedback input for output voltage regulation | 795mV internal reference; resistive divider from PVOUT sets VOUT with ±1% accuracy over temp |
| RT (Pin 14) | Oscillator frequency programming | Resistor to GND sets switching frequency (e.g., 76.8kΩ → 1MHz typical) |
| SYNC/MODE (Pin 15) | Mode control and clock synchronization input | High = forced PWM; low = Burst Mode®; external clock ≥400kHz synchronizes internal PLL |
| EN/UVLO (Pin 16) | Enable and custom UVLO threshold input | Logic-enable at >0.8V; converter-enable at >1.205V; hysteresis programmable via resistor divider |
| PVIN (Pins 19, 20, 21) | High-current input power connection | Connects to switch A; requires ≥10µF low-ESR capacitor to GND with minimal trace inductance |
| BST1/BST2 (Pins 23, 28) | Flying capacitor nodes for SW1/SW2 gate drives | Each requires 0.22µF capacitor to respective SW pin; BST2 capacitance must be 10× BST3 |
Key Features
| Feature | Design Value |
|---|---|
| Ultralow-noise 4-switch buck-boost architecture | Eliminates mode-transition transients and subharmonic oscillation across full VIN/VOUT range |
| Programmable average output current limit | Set via PROG pin resistor (47.5–52.5µA sink); enables precise overcurrent protection without external IC |
| Maximum Power Point Control (MPPC) | Regulates input voltage to maximize energy harvest from PV arrays or supercapacitors (774–822mV threshold) |
| Burst Mode® operation | Reduces no-load IQ to 35µA while maintaining regulation; auto-transitions to PWM above ~100mA load |
| Internal VCC LDO with 10mA drive capability | 3.73V ±3% regulated rail powers internal circuitry and can supply external bias (e.g., level shifters, sensors) |
| Accurate EN/UVLO comparator with hysteresis | 1.205V rising threshold with 90mV hysteresis; enables robust input brown-in/brown-out control via resistor divider |
Applications
| USB Power Delivery Source | System Backup Power Supply |
|---|---|
Use Scenario: Providing programmable 5V/9V/15V/20V outputs from variable-input sources (e.g., 3S–5S Li-ion) in portable chargers or docking stations. IC Role / Device Role / Timing Role: Primary buck-boost regulator with MPPC disabled; uses PROG pin for current limiting and PGOOD for system sequencing. Use Value: Delivers up to 6.5A at 5V with >86% efficiency (VIN=6V), supporting USB PD 3.0 PPS compliance without external controllers. | Use Scenario: Maintaining stable 12V or 24V rail during AC mains failure using supercapacitor or lead-acid backup. IC Role / Device Role / Timing Role: Bidirectional-capable regulator operating in boost mode (VIN < VOUT); leverages MPPC to extract max energy from decaying input. Use Value: Starts from 500mV input when VCC is bootstrapped; sustains 4A at 12V output from 3.3V supercapacitor stack with seamless transition. |
| RF Power Amplifier Supply | 1–5 Cell Lithium Battery-Powered Product |
Use Scenario: Generating low-noise, tightly regulated 5V or 28V supply for GaN or LDMOS PA stages in 5G infrastructure or radar. IC Role / Device Role / Timing Role: Fixed-frequency PWM mode (SYNC/MODE = HIGH) with 2MHz switching to minimize EMI near sensitive RF bands. Use Value: Ultralow-noise architecture reduces output ripple (<20mVP-P at 5V/3A), eliminating need for post-regulation LDOs in PA bias chains. | Use Scenario: Powering industrial handhelds or medical monitors from 3.6V–12.6V battery packs while maintaining constant 3.3V or 5V system rail. IC Role / Device Role / Timing Role: Wide-input buck-boost regulator with Burst Mode® for long standby life; uses EN/UVLO for battery-low cutoff. Use Value: Achieves 85% efficiency at 1.25A/5V with VIN=2.5V; 3µA shutdown current extends shelf life of sealed battery packs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar buck-boost regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| MP2960GQ-Z | 4-switch architecture, 3.3V–28V input, 0.6V–24V output, 8A max, fixed 600kHz/1.2MHz freq | No MPPC, no programmable current limit, no BST3-based current sense; lower thermal rating (θJA = 30°C/W) | Preferred for cost-sensitive, non-MPPC designs where fixed frequency and simpler layout outweigh advanced features |
| TPS63060DSCR | 4-switch buck-boost, 2.5V–12V input, 1.8V–5.5V output, 3A max, 2.5MHz max freq | Narrower input/output range, no MPPC, no PGOOD, no external frequency programming; smaller 3mm × 2mm QFN | Suitable for space-constrained, low-power applications (e.g., wearables) where 12V+ input or >3A output is unnecessary |
Compared with MP2960GQ-Z and TPS63060DSCR, the LT3120JV#PBF delivers superior input flexibility (2.5V–26V), higher output current (9.5A avg), integrated MPPC for energy harvesting, and finer frequency control-making it optimal for demanding industrial, telecom, and battery-backup systems.
Availability
LT3120JV#PBF is available at Aetrix Electronics and suitable for USB Power Delivery, system backup power, and RF amplifier supply applications requiring stable component supply, extended temperature operation (–40°C to 150°C), and high-reliability automotive/industrial qualification.
Supply support for LT3120JV#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving precision instrumentation, communications, and industrial markets.
The LT3120 product line delivers high-efficiency, wide-input-range monolithic buck-boost converters optimized for energy-constrained and dynamically varying power sources-including multi-cell batteries, supercapacitors, and photovoltaic arrays.
FAQ
What is the minimum input voltage required for LT3120JV#PBF to start up and regulate?
The LT3120JV#PBF can start up and regulate from as low as 500mV input when the VCC pin is externally bootstrapped (e.g., from VOUT or another supply). Without bootstrapping, the minimum operating input is 2.5V due to VCC UVLO (2.2V–2.4V threshold). Startup behavior is confirmed in the Absolute Maximum Ratings and Electrical Characteristics tables of the official LT3120 datasheet Rev. 0.
Does LT3120JV#PBF support true zero-voltage output operation?
Yes, the LT3120JV#PBF supports operation down to 0V on the output while maintaining current control and synchronous switching, enabled by its high-side drive and sense architecture. This capability is explicitly documented in the OPERATION section of the datasheet under "High side drive and sense circuitry allow for operation to 0V on the output."
How is the switching frequency set on LT3120JV#PBF, and what is the tolerance?
The switching frequency of LT3120JV#PBF is set by a resistor from RT (Pin 14) to GND, with a nominal range of 400kHz to 2MHz. At RT = 76.8kΩ, the typical frequency is 1MHz (±10% over temperature and process). The oscillator frequency vs. RT curve (Figure G11) and Electrical Characteristics table confirm this relationship and tolerance.
Can LT3120JV#PBF be synchronized to an external clock, and what are the constraints?
Yes, LT3120JV#PBF supports external synchronization via the SYNC/MODE pin (Pin 15) using an internal PLL. The external clock must exceed the RT-programmed frequency (minimum 400kHz), and the internal oscillator must be set at least 20% lower than the sync clock to ensure reliable lock-per the datasheet's "Oscillator and Phase-Locked Loop" subsection.
What is the purpose of the BST3 pin on LT3120JV#PBF, and how must it be connected?
The BST3 pin (Pin 1) on LT3120JV#PBF is the flying capacitor node for the output current sense amplifier. It must be connected to PVOUT through a 22nF ceramic capacitor, as specified in the PIN FUNCTIONS section. This configuration enables accurate differential current sensing via ISP/ISN pins and is required for PROG-based current limit functionality.
LT3120JV#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-VFQFN Exposed Pad
- Packaging:
- Tray
- Product Status:
- Active
- Function:
- Step-Up/Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck-Boost
- Output Type:
- Adjustable
- Number of Outputs:
- 1
- Voltage - Input (Min):
- 2.5V
- Voltage - Input (Max):
- 26V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 24V
- Current - Output:
- 9A
- Frequency - Switching:
- 400kHz ~ 2MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 150°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-LQFN (5x4)
LT3120JV#PBF FAQ
1.How can I place an order for LT3120JV#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT3120JV#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT3120JV#PBF reliable?
The price and inventory of LT3120JV#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT3120JV#PBF is usually 5 days.
3.What payment methods are accepted for LT3120JV#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT3120JV#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT3120JV#PBF?
LT3120JV#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT3120JV#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT3120JV#PBF?
For technical support, including LT3120JV#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT3120JV#PBF requirements.
6.How does Aetrix verify that LT3120JV#PBF is sourced from the original manufacturer or authorized distributors?
All LT3120JV#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT3120JV#PBF meets industry standards.
7.What is the process for return or replacement of LT3120JV#PBF?
All LT3120JV#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT3120JV#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT3120JV#PBF part is unused and in its original packaging.
Return procedure for LT3120JV#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT3120JV#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
