My Inquiry
My Account
Analog Devices Inc. LT3472EDD#TRPBF
- Part No.:
- LT3472EDD#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LT3472EDD#TRPBF.pdf
- Description:
- IC REG BST CUK ADJ 50MA DL 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:7,654
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT3472EDD#TRPBF from Analog Devices (formerly Linear Technology) is a dual-channel, constant-frequency current-mode DC/DC converter optimized for generating ± bias voltages in CCD, TFT LCD, and OLED imaging systems. It delivers 15V at 20mA (positive boost) and –8V at 50mA (negative inverter) from a 2.2V–16V input, integrates Schottky diodes, and operates at 1.1MHz with internal sequencing and capacitor-programmable soft-start.
For engineers reviewing the LT3472EDD#TRPBF datasheet, LT3472EDD#TRPBF pinout, LT3472EDD#TRPBF application, or LT3472EDD#TRPBF equivalent, key selection criteria include dual-rail output capability, independent soft-start control per channel, sequencing behavior (positive reaches 88% before negative enables), integrated 50kΩ feedback resistors, and DFN-10 (3mm × 3mm) thermal performance with exposed GND pad.
Technical Context
The LT3472EDD#TRPBF implements two independent current-mode PWM controllers-one for boost (SWP/VPOS) and one for inverting (SWN/DN/VNEG)-each with dedicated error amplifiers (A1/A3), ramp generators, and comparators (A2/A4). The reference voltage is 1.25V for the positive channel and ground-referenced for the negative channel.
Internal sequencing logic monitors FBP voltage and disables the negative channel until FBP reaches ~1.1V (≈88% of 1.25V), ensuring VPOS + VNEG remains positive during startup. Soft-start is implemented via external capacitors on SSP and SSN, each internally biased to 1.25V through a 50kΩ resistor.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.2V to 16V - supports single Li-ion (3V–4.2V), 5V rails, and wide industrial inputs without pre-regulation. |
| Positive Output | Up to +34V at 20mA - configured via single resistor (e.g., 550kΩ yields 15V), enabling CCD pixel biasing. |
| Negative Output | Up to –34V at 50mA - set by single resistor (e.g., 320kΩ yields –8V), suitable for CCD substrate bias and TFT gate drivers. |
| Switching Frequency | 0.9MHz to 1.4MHz (typ. 1.1MHz) - enables use of small 22µH/47µH inductors and low-profile ceramic capacitors. |
| Integrated Diodes | Internal Schottky (DP/DN) - eliminates external diodes, reduces BOM count, and simplifies layout for space-constrained imaging modules. |
| Soft-Start Control | Capacitor-programmable per channel (SSP/SSN) - allows independent ramp timing to manage inrush and system-level power sequencing. |
| Sequencing Threshold | FBP ≥ 1.02V to enable negative channel - ensures VPOS dominates startup, preventing negative rail collapse in CCD sensor bias networks. |
Pinout & Package
LT3472EDD#TRPBF is housed in a 10-lead, 3mm × 3mm plastic DFN package with an exposed GND pad (Pin 11) requiring solder connection to PCB ground plane for thermal and electrical integrity. Package height is 0.75mm max, footprint area is 9mm², and thermal resistance is θJA = 43°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| SWP (Pin 1) | Positive switch node | Connects to boost inductor; carries high-frequency switching current for VPOS generation. |
| VIN (Pin 2) | Main input supply | Accepts 2.2V–16V; requires local X5R/X7R ceramic bypass (≥2.2µF) near pin for stability. |
| SHDN (Pin 3) | Enable/disable control | Logic-high (≥0.8V) enables both channels; logic-low (≤0.3V) reduces quiescent current to 0.1µA. |
| SWN (Pin 4) | Negative switch node | Connects to inverter flying capacitor and input inductor; drives charge-pump inversion path. |
| DN (Pin 5) | Inverter Schottky anode | Internal diode anode; connects to flying capacitor and output inductor for negative rail synthesis. |
| FBN (Pin 6) | Negative feedback input | Ground-referenced sense point; sets VNEG via R2 where VNEG = –1.25 × (R2 / 50kΩ). |
| SSN (Pin 7) | Negative soft-start | Capacitor-to-GND sets ramp time for VNEG; internal 50kΩ pull-up to 1.25V defines RC time constant. |
| FBP (Pin 8) | Positive feedback input | 1.25V-referenced sense point; sets VPOS via R1 where VPOS = 1.25 × (1 + R1 / 50kΩ). |
| SSP (Pin 9) | Positive soft-start | Capacitor-to-GND sets ramp time for VPOS; same internal bias as SSN for matched control. |
| VPOS (Pin 10) | Positive output | Regulated boost output; requires ≥2.2µF ceramic output capacitor for ripple suppression. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent regulators | Simultaneous +15V/20mA and –8V/50mA outputs from single Li-ion cell - eliminates need for separate boost/inverter ICs in imaging bias supplies. |
| Capacitor-programmable soft-start | Separate SSP and SSN pins allow independent control of VPOS and VNEG ramp rates - prevents cross-talk and enables precise sequencing in multi-rail CCD systems. |
| Internal Schottky diodes | Integrated DP and DN reduce component count by two diodes and simplify layout - critical for compact camera modules where board area is constrained. |
| Output voltage setting with one resistor | Each channel uses only one external resistor (R1/R2) due to internal 50kΩ feedback divider - cuts BOM cost and improves accuracy vs. discrete resistor networks. |
| Fixed 1.1MHz switching frequency | Enables use of tiny 22µH inductors and low-ESR ceramic caps - achieves <1mm profile and <50mm² solution size for portable imaging applications. |
Applications
| CCD Imaging Bias Supply | TFT LCD Gate Driver Bias |
|---|---|
Use Scenario: Powering vertical/horizontal CCD shift registers and pixel readout circuitry in digital cameras and machine vision sensors. IC Role / Device Role / Timing Role: Dual-rail bias generator delivering regulated +15V (for pixel reset) and –8V (for substrate bias) with strict sequencing to prevent latch-up. Use Value: Eliminates external diodes and discrete feedback networks, reducing solution size to <50mm² while maintaining <1% output regulation over temperature. |
Use Scenario: Generating gate-on (+15V) and gate-off (–8V) voltages for amorphous silicon TFT backplanes in medical displays and industrial HMIs. IC Role / Device Role / Timing Role: Synchronized dual-output regulator with independent soft-start - ensures gate driver ICs receive stable rails before logic activation. Use Value: Internal sequencing guarantees VPOS reaches 88% before VNEG ramps, preventing unintended TFT channel conduction during power-up. |
| OLED Panel Anode/Cathode Bias | Op Amp Dual-Rail Generation |
Use Scenario: Providing anode drive (+15V) and cathode bias (–8V) for passive-matrix OLED displays in portable test equipment. IC Role / Device Role / Timing Role: Compact, low-noise dual converter with 1.1MHz fixed frequency - minimizes EMI interference with sensitive analog front-ends. Use Value: Integrated Schottky diodes and ceramic-only design achieve <10mVpp output ripple, meeting OLED grayscale uniformity requirements. |
Use Scenario: Generating ±15V rails for precision op amps in battery-powered data acquisition systems. IC Role / Device Role / Timing Role: High-efficiency inverting/boost regulator replacing discrete charge pumps - delivers clean, sequenced rails from 3.6V Li-ion input. Use Value: 85% peak efficiency at 20mA load reduces thermal load in sealed enclosures, extending battery life beyond 12 hours. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output DC/DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3463EDD#TRPBF | Lower positive switch current limit (250mA vs. 350mA), lower negative switch current limit (100mA vs. 400mA), same DFN-10 package and 1.2MHz frequency. | Optimized for lower-current CCD and sensor bias; lacks internal sequencing logic - requires external control for VPOS/VNEG startup order. | Select when total output current ≤30mA per rail and sequencing is managed externally; offers lower quiescent current (40µA vs. 2.8mA). |
| LT1945EDD#TRPBF | Higher switching frequency (1.2MHz), higher positive switch current (350mA), no internal Schottky diodes - requires two external diodes. | Designed for general-purpose dual-rail bias; lacks capacitor-programmable soft-start and fixed sequencing - demands more external components and layout effort. | Select when higher output current (up to ±34V/100mA) is required and board space permits external diodes; verify thermal performance without integrated diodes. |
Compared with LT3472EDD#TRPBF, LT3463EDD#TRPBF trades sequencing and higher current capability for lower IQ and smaller solution size, while LT1945EDD#TRPBF provides greater current headroom at the cost of added BOM complexity and loss of integrated protection features.
Availability
LT3472EDD#TRPBF is available at Aetrix Electronics and suitable for CCD imaging bias, TFT LCD gate driver supplies, and OLED panel bias applications requiring stable component supply, long-term manufacturability, and guaranteed traceability.
Supply support for LT3472EDD#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full product support, datasheet documentation, and application engineering resources for legacy Linear parts including the LT3472 series.
The LT3472EDD#TRPBF belongs to Linear's high-efficiency, integrated-power DC/DC converter family designed specifically for imaging and display bias applications where compact size, low noise, and dual-rail sequencing are critical.
FAQ
What is the maximum output voltage capability of the LT3472EDD#TRPBF?
The LT3472EDD#TRPBF supports up to +34V on the positive (VPOS) output and –34V on the negative (VNEG) output, limited by internal switch voltage ratings (SWP/SWN/VPOS = 36V, DN = –36V). Output voltages are set using external resistors per channel, with typical configurations delivering +15V and –8V from a Li-ion input.
Does the LT3472EDD#TRPBF require external Schottky diodes?
No, the LT3472EDD#TRPBF integrates Schottky diodes for both the boost (DP) and inverter (DN) paths, eliminating the need for external diodes in standard applications. This integration reduces component count, PCB area, and layout complexity - particularly beneficial in space-constrained imaging modules.
How does the internal sequencing function in the LT3472EDD#TRPBF?
The LT3472EDD#TRPBF monitors the FBP voltage and inhibits the negative channel until FBP reaches approximately 1.02V to 1.18V (typically ~1.1V), corresponding to 88% of its final regulated value. This ensures VPOS stabilizes before VNEG begins ramping, guaranteeing VPOS + VNEG remains positive and preventing CCD sensor latch-up.
What package type and thermal characteristics does the LT3472EDD#TRPBF use?
The LT3472EDD#TRPBF uses a 10-lead 3mm × 3mm plastic DFN package with an exposed GND pad (Pin 11). Its thermal resistance is θJA = 43°C/W and θJC = 3°C/W. The exposed pad must be soldered to the PCB ground plane using multiple vias to ensure proper heat dissipation and electrical grounding.
Can the LT3472EDD#TRPBF operate from a single-cell Li-ion battery?
Yes, the LT3472EDD#TRPBF operates across a 2.2V to 16V input range, fully supporting single-cell Li-ion batteries (3.0V–4.2V). It delivers 15V at 20mA and –8V at 50mA under these conditions, making it ideal for portable imaging devices where input voltage varies significantly during discharge.
LT3472EDD#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Step-Up, Step-Up/Step-Down
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Boost, Cuk
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.2V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- ±2.2V
- Voltage - Output (Max):
- ±34V
- Current - Output:
- 50mA
- Frequency - Switching:
- 1.1MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LT3472EDD#TRPBF FAQ
1.How can I place an order for LT3472EDD#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT3472EDD#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT3472EDD#TRPBF reliable?
The price and inventory of LT3472EDD#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT3472EDD#TRPBF is usually 5 days.
3.What payment methods are accepted for LT3472EDD#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT3472EDD#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT3472EDD#TRPBF?
LT3472EDD#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT3472EDD#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT3472EDD#TRPBF?
For technical support, including LT3472EDD#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT3472EDD#TRPBF requirements.
6.How does Aetrix verify that LT3472EDD#TRPBF is sourced from the original manufacturer or authorized distributors?
All LT3472EDD#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT3472EDD#TRPBF meets industry standards.
7.What is the process for return or replacement of LT3472EDD#TRPBF?
All LT3472EDD#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LT3472EDD#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT3472EDD#TRPBF part is unused and in its original packaging.
Return procedure for LT3472EDD#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT3472EDD#TRPBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
