My Inquiry
My Account
Analog Devices Inc. LT3487EDD#PBF
- Part No.:
- LT3487EDD#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LT3487EDD#PBF.pdf
- Description:
- IC REG BST CHG PUMP ADJ DL 10DFN
- Quantity:
- Payment:
- Shipping:
Inventory:523
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT3487EDD#PBF from Analog Devices (formerly Linear Technology) is a dual-channel, 2MHz constant-frequency switching regulator optimized for CCD, TFT LCD, and OLED bias generation. It delivers +15V at 45mA and –8V at 90mA from a single Li-ion cell (2.3V–16V input), features internal Schottky diodes, output disconnect, and intelligent sequencing where the positive channel reaches regulation before negative channel startup.
For engineers reviewing the LT3487EDD#PBF datasheet, LT3487EDD#PBF pinout, LT3487EDD#PBF application, or LT3487EDD#PBF equivalent, key selection considerations include its dual boost/inverting topology, 10-lead DFN package with exposed pad, capacitor-programmable soft-start, separate VBAT pin for independent power/control sourcing, and ±rail generation capability for op-amp supplies.
Technical Context
The LT3487EDD#PBF employs current-mode control with two independent PWM channels: a boost converter (SWP/FBP/VPOS) and an inverting converter (SWN/FBN/VNEG). Its 2MHz fixed-frequency operation enables compact magnetics and low-noise outputs suitable for imaging sensor biasing.
Internal sequencing ensures the positive output reaches ≥87% of final value before enabling the negative channel, preventing negative sum voltages. Output disconnect uses a PNP pass transistor with anti-saturation drive referenced to VBAT, maintaining isolation until CAP falls ≤1.2V above VBAT.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| VIN Range | 2.3V to 16V - supports single-cell Li-ion up to 12V systems and wide industrial input rails. |
| Switching Frequency | 2MHz (1.85–2.15MHz) - enables use of sub-15µH inductors and <100nF ceramic capacitors for space-constrained designs. |
| Output Capability | +15V @ 45mA / –8V @ 90mA - meets bias requirements for mainstream CCD imagers and small-panel displays. |
| FBP Voltage | 1.23V (±40mV) - precision reference enabling accurate +VOUT setting via single resistor R1. |
| FBN Voltage | 0V (±12mV) - ground-referenced feedback for stable negative rail regulation. |
| Max Duty Cycle | 93% - supports high step-up ratios (e.g., 3.6V → +15V) without cycle skipping. |
| Quiescent Current | 3.7mA (active), 5µA (shutdown) - balances efficiency and standby power in battery-powered imaging systems. |
Pinout & Package
LT3487EDD#PBF is housed in a thermally enhanced 10-lead (3mm × 3mm) plastic DFN package with exposed pad (Pin 11 = GND), requiring PCB thermal vias for optimal junction temperature management (θJA = 43°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CAP (1) | Boost intermediate node / Disconnect-PNP emitter | Intermediate positive voltage node; connects to boost output capacitor and drives disconnect PNP base. |
| SWP (2) | Positive channel switch / Schottky anode | Drives boost inductor; integrates Schottky anode to eliminate external diode in standard configurations. |
| VBAT (3) | Battery supply for inductors / Disconnect return path | Provides power to boost/inverter inductors and returns disconnect drive current; enables independent sourcing from VIN. |
| SWN (4) | Negative channel switch | Drives inverter input inductor and flying capacitor; operates synchronously with SWP but controlled by separate feedback loop. |
| DN (5) | Inverter Schottky anode | Anode of internal Schottky used in inverting topology; connects to flying capacitor and output inductor. |
| VIN (6) | Control circuitry supply | Powers internal logic, oscillators, and error amplifiers; must be locally bypassed with X5R/X7R ceramic capacitor. |
| FBN (7) | Negative channel feedback input | Ground-referenced input; regulates VNEG by sinking 25µA when output is at target (0V). |
| RUN/SS (8) | Enable & soft-start control | 1.4µA current source charges external capacitor; 160mV threshold initiates startup; 100mV shutdown threshold. |
| FBP (9) | Positive channel feedback input | 1.23V reference input; sinks 25µA when VPOS/CAP is regulated; enables single-resistor output programming. |
| VPOS (10) | Positive output / Disconnect collector | Final regulated +VOUT; collector of internal PNP disconnect transistor; requires C5 capacitor to CAP for stability. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated Schottky diodes | Eliminates 4 external diodes (2 per channel), reducing BOM count and board area in CCD bias supplies. |
| Output disconnect | PNP-based isolation prevents DC path from input to load during shutdown, critical for system-level power sequencing. |
| Capacitor-programmable soft-start | Single capacitor on RUN/SS pin controls ramp rate for both channels, ensuring monotonic startup without output overshoot. |
| Sequenced dual-channel startup | Hardware-enforced delay ensures VPOS reaches ≥87% regulation before VNEG begins switching, guaranteeing VPOS + VNEG > 0 at all times. |
| Separate VBAT pin | Allows inductors to be powered from high-efficiency rail (e.g., automotive 12V) while control circuitry runs from low-noise 3.3V, improving PSRR and thermal performance. |
Applications
| CCD Imaging Bias | TFT LCD Panel Bias |
|---|---|
Use Scenario: Powering vertical/horizontal CCD transfer gates and output amplifiers in digital cameras and machine vision sensors. IC Role / Device Role / Timing Role: Dual-rail bias generator delivering precisely sequenced +15V and –8V rails synchronized to pixel readout timing. Use Value: Eliminates need for discrete charge pumps or multiple regulators; internal sequencing prevents image artifacts caused by unbalanced rail startup. | Use Scenario: Generating gate-on/gate-off voltages (e.g., +15V/-10V) for active-matrix TFT backplanes in portable displays. IC Role / Device Role / Timing Role: Compact dual-output DC/DC converter providing stable, low-noise bias rails independent of display refresh rate. Use Value: 2MHz operation minimizes EMI coupling into analog video signals; integrated Schottkys reduce component count versus discrete solutions. |
| OLED Display Bias | Op-Amp Dual-Rail Supply |
Use Scenario: Supplying anode/cathode bias for small-form-factor OLED microdisplays in AR/VR headsets. IC Role / Device Role / Timing Role: High-efficiency dual-rail generator supporting fast turn-on/turn-off cycles required for pulsed OLED driving. Use Value: Soft-start and sequencing prevent luminance flicker during power-up; 10-lead DFN fits tight space constraints behind micro-OLED panels. | Use Scenario: Creating ±12V or ±15V rails for precision op-amps in portable test equipment and data acquisition front-ends. IC Role / Device Role / Timing Role: Low-quiescent-current dual converter enabling rail-splitting without external transformers or inductors. Use Value: 5µA shutdown current extends battery life; output disconnect isolates op-amp inputs during sleep mode to prevent leakage paths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output boost/inverting regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT3463EDD#PBF | Lower output current (±250mA), 2.2V–16V input, integrated Schottkys, same 10-lead DFN package. | Targeted at lower-power CCDs and smaller displays; lacks VBAT pin and output disconnect. | Select when bias current ≤250mA suffices and VBAT separation is unnecessary. |
| LT3471EFE#PBF | Higher current (±1.3A), 1.2MHz switching, 20-lead TSSOP package, no VBAT pin or output disconnect. | Suitable for high-current industrial imaging or multi-sensor arrays; larger footprint and higher quiescent current (2.5mA). | Select when >90mA negative or >45mA positive output is required and board space allows TSSOP. |
Compared with LT3463EDD#PBF, LT3487EDD#PBF adds output disconnect and VBAT separation for robust system-level power management; compared with LT3471EFE#PBF, it trades peak current for smaller size, lower IQ, and advanced sequencing-making it optimal for portable CCD and display bias where reliability and compactness are critical.
Availability
LT3487EDD#PBF is available at Aetrix Electronics and suitable for CCD imaging systems, TFT LCD biasing, OLED microdisplay power, and op-amp dual-rail generation requiring stable component supply across extended temperature ranges (–40°C to 85°C).
Supply support for LT3487EDD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its legacy of high-performance analog ICs for precision power, signal conditioning, and timing applications.
The LT3487EDD#PBF belongs to Linear's specialized switching regulator family designed for imaging sensor biasing, featuring integrated protection, sequencing, and compact packaging for space- and noise-sensitive applications.
FAQ
What is the maximum output voltage achievable with LT3487EDD#PBF?
The LT3487EDD#PBF supports output voltages up to +28V on the positive channel and –32V on the negative channel, as defined by absolute maximum ratings. In practical bias applications, it is typically configured for +15V at 45mA and –8V at 90mA from a Li-ion input, leveraging its 2MHz switching frequency and internal Schottky diodes for efficiency and compactness. The actual achievable voltage depends on external resistor selection, inductor saturation current, and thermal management.
Does LT3487EDD#PBF require external diodes for basic operation?
No, the LT3487EDD#PBF integrates Schottky diodes for both the boost (DP) and inverting (DN) channels, eliminating the need for external diodes in standard configurations. This reduces component count and board area. However, for high-current inverter applications (>90mA), an external Schottky diode (e.g., PMEG2010AEB) in parallel with DN can improve efficiency by lowering forward voltage drop, provided its capacitance is minimized to avoid 2MHz switching losses.
How does the VBAT pin function in LT3487EDD#PBF, and why is it important?
The VBAT pin in LT3487EDD#PBF supplies current to the boost and inverter inductors independently from the VIN pin (which powers control circuitry). It also serves as the reference for the output disconnect PNP, which remains active until CAP falls ≤1.2V above VBAT. This enables flexible power architecture-e.g., powering inductors from a high-efficiency 12V buck rail while running control logic from a clean 3.3V LDO-improving overall system efficiency and thermal distribution.
What is the purpose of the sequencing feature in LT3487EDD#PBF?
The sequencing feature in LT3487EDD#PBF ensures the positive output (VPOS) reaches at least 87% of its final regulated value before the negative channel begins switching. This hardware-enforced delay guarantees that VPOS + VNEG remains positive throughout startup, preventing latch-up or damage in CCD and op-amp applications where negative sum voltages could disrupt sensor operation or amplifier biasing. Sequencing is automatic and requires no external components.
Can LT3487EDD#PBF operate from a 2.7V input, and what are the implications?
Yes, LT3487EDD#PBF supports input voltages as low as 2.3V, making it fully operational from a 2.7V supply (e.g., two alkaline cells). At low VIN, output current capability decreases due to reduced duty cycle margin and higher switch current stress; typical performance shows +15V/40mA and –8V/80mA at 2.7V–5V input (per Typical Application TA03). Efficiency remains >70% across load range, but thermal design must account for higher conduction losses in the internal switches and PNP disconnect transistor.
LT3487EDD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Up, Step-Up/Step-Down
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Boost, Charge Pump, Cuk
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.3V
- Voltage - Input (Max):
- 16V
- Voltage - Output (Min/Fixed):
- 1.23V
- Voltage - Output (Max):
- 28V
- Current - Output:
- 750mA (Switch), 900mA (Switch)
- Frequency - Switching:
- 2MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LT3487EDD#PBF FAQ
1.How can I place an order for LT3487EDD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT3487EDD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT3487EDD#PBF reliable?
The price and inventory of LT3487EDD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT3487EDD#PBF is usually 5 days.
3.What payment methods are accepted for LT3487EDD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT3487EDD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT3487EDD#PBF?
LT3487EDD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT3487EDD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT3487EDD#PBF?
For technical support, including LT3487EDD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT3487EDD#PBF requirements.
6.How does Aetrix verify that LT3487EDD#PBF is sourced from the original manufacturer or authorized distributors?
All LT3487EDD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT3487EDD#PBF meets industry standards.
7.What is the process for return or replacement of LT3487EDD#PBF?
All LT3487EDD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT3487EDD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT3487EDD#PBF part is unused and in its original packaging.
Return procedure for LT3487EDD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT3487EDD#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
