My Inquiry
My Account
Analog Devices Inc. LT3582EUD-5#PBF
- Part No.:
- LT3582EUD-5#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
LT3582EUD-5#PBF.pdf
- Description:
- IC REG BUCK BOOST 5V DL 16QFN
- Quantity:
- Payment:
- Shipping:
Inventory:798
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT3582EUD-5#PBF from Analog Devices (formerly Linear Technology) is a dual monolithic DC/DC converter IC integrating a boost regulator and an inverting regulator, delivering fixed ±5V outputs from a 2.55V–5.5V input. It features integrated power switches (350mA boost / 600mA inverting), internal feedback resistors, output disconnect, and operates in a 16-pin 3mm × 3mm QFN package. It is designed for space-constrained AMOLED and CCD bias supply applications requiring stable dual-rail generation.
For engineers reviewing the LT3582EUD-5#PBF datasheet, LT3582EUD-5#PBF pinout, LT3582EUD-5#PBF application, or LT3582EUD-5#PBF equivalent, key selection considerations include its factory-programmed ±5V output configuration, absence of I²C reprogramming capability, integrated soft-start ramp control (1μA fixed), permanent power-down discharge enable, and thermal performance up to 125°C junction temperature.
Technical Context
The LT3582EUD-5#PBF implements two independent switching regulators: a grounded-source NMOS boost converter and a VIN-referenced PMOS inverting converter, both using a novel peak-current + variable off-time control scheme to achieve low output ripple and high efficiency across load currents. Its fixed ±5V outputs are set at wafer-level OTP programming with LOCK = 1, disabling runtime I²C reconfiguration.
Power-up sequencing is hardwired to simultaneous VOUTP and VOUTN ramp-up (PUSEQ = 11), with soft-start controlled by fixed 1μA current charging external capacitors on RAMPP and RAMPN. Output disconnect isolates VOUTP during shutdown, while permanent power-down discharge actively sinks current from both outputs (IVOUTP_PDS = 2.4–8.8mA, IVOUTN_PDS = –1.4 to –4.2mA).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Voltages | Fixed +5.0V (±0.05V) and –5.0V (±0.075V) - no I²C adjustment required; eliminates external resistor networks and calibration overhead. |
| Input Voltage Range | 2.55V to 5.5V - supports single-cell Li-ion, USB 5V, and regulated 3.3V/5V rails without pre-regulation. |
| Switch Current Limits | 350mA (boost), 600mA (inverting) - defines maximum sustainable load per rail under continuous operation. |
| Quiescent Current | 325μA active, 0.01μA shutdown - enables ultra-low-power standby in battery-backed systems. |
| Package | 16-pin 3mm × 3mm QFN with exposed pad - provides low thermal resistance (θJA = 68°C/W) and compact footprint for portable designs. |
| Operating Temperature | –40°C to +125°C junction - qualified for industrial and automotive cabin-adjacent environments. |
| Output Disconnect | Integrated PMOS switch (RON_DIS = 1.4Ω) - prevents backfeed and enables clean power rail isolation during shutdown. |
Pinout & Package
LT3582EUD-5#PBF is housed in a 16-pin, 3mm × 3mm plastic QFN package (UD) with exposed thermal pad (Pin 17, GND). The package requires soldering the exposed pad to a PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| Pin 1 (CA) | I²C address select | Configures 7-bit slave address (0110001 or 1000101); tied to GND or VIN - unused in LT3582EUD-5#PBF but must be terminated. |
| Pins 3 & 4 (SWN) | Inverting converter switching node | Drain of internal PMOS switch; connects to inductor - high di/dt node requiring minimal trace area and solid ground return. |
| Pin 5 (VIN) | Main input supply | 2.55V–5.5V input source and PMOS source reference; requires local 10μF ceramic bypass. |
| Pins 6 & 7 (RAMPN, RAMPP) | Soft-start ramp control | Fixed 1μA pull-up current charges external caps to control VOUTN/VOUTP rise time - determines power-up slew rate. |
| Pin 8 (SHDN) | Enable/disable control | Active-high logic (VIH ≥ 1.1V); includes 222kΩ internal pull-down - enables system-level power sequencing. |
| Pin 9 (VOUTP) | Boost output with disconnect | +5V regulated output; disconnected from boost circuitry during shutdown to allow passive discharge. |
| Pins 10 & 11 (CAPP) | Boost capacitor connection | Connects to boost output capacitor; floats near VIN during shutdown - requires low-ESR ceramic cap (≥4.7μF). |
| Pin 12 (SWP) | Boost converter switching node | Drain of internal NMOS switch; connects to boost inductor - high-frequency switching node demanding tight layout. |
| Pins 13 & 17 (GND) | Ground reference | Primary signal and thermal ground; exposed pad (Pin 17) must be soldered to PCB ground plane. |
| Pin 14 (VPP) | OTP programming voltage | 13–15V input for one-time programming - unused in LT3582EUD-5#PBF; must be floated or decoupled if not used. |
| Pins 15 & 16 (SDA, SCL) | I²C interface | Standard-mode (100kHz) bidirectional bus - functional but non-operational in LT3582EUD-5#PBF; must be terminated to GND or VIN. |
Key Features
| Feature | Design Value |
|---|---|
| Factory-configured ±5V outputs | Eliminates external resistor dividers and I²C firmware dependencies - reduces BOM count and qualification effort. |
| Integrated output disconnect | Prevents reverse current flow from VOUTP into boost circuit during shutdown - critical for multi-rail systems with asymmetric load timing. |
| Permanent power-down discharge | Actively pulls VOUTP and VOUTN toward GND upon SHDN assertion - ensures rapid rail collapse for safe system reset or sleep entry. |
| Single-inductor inverting topology | Reduces component count vs. charge-pump or dual-inductor solutions - simplifies layout and lowers EMI in noise-sensitive imaging applications. |
| Low-noise switching architecture | Novel peak-current + variable off-time control minimizes output voltage ripple - supports high-resolution analog front-ends in CCD/AMOLED drivers. |
Applications
| AMOLED Display Bias Supply | CCD Image Sensor Power |
|---|---|
Use Scenario: Generating precise ±5V bias rails for OLED pixel driver ICs in portable displays. IC Role / Device Role / Timing Role: Dual-output DC/DC converter providing isolated, low-ripple positive and negative supplies synchronized at power-up. Use Value: Factory-trimmed ±5V accuracy (±1%) and simultaneous sequencing eliminate need for post-assembly calibration and reduce display startup latency. |
Use Scenario: Powering analog signal chain components (e.g., CCD vertical/horizontal drivers) requiring clean, matched dual rails. IC Role / Device Role / Timing Role: Monolithic dual converter delivering tightly regulated ±5V with <100mVpp ripple at full load. Use Value: Integrated soft-start and power-down discharge prevent image artifacts during camera wake/sleep transitions. |
| Industrial Instrumentation | Medical Imaging Front-End |
Use Scenario: Providing isolated ±5V for precision op-amp biasing and ADC reference circuits in handheld test equipment. IC Role / Device Role / Timing Role: Compact dual-rail generator with shutdown control enabling battery-saving deep-sleep modes. Use Value: 0.01μA shutdown current extends battery life; 125°C rating supports sealed enclosure operation. |
Use Scenario: Supplying dual rails to low-noise amplifiers and analog front-ends in portable ultrasound or X-ray detectors. IC Role / Device Role / Timing Role: Low-EMI dual converter with fixed outputs and fast transient response for dynamic load steps. Use Value: Single-inductor inverting topology reduces magnetic coupling risk near sensitive analog sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-output DC/DC converter applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3265EMSE#PBF | Charge-pump based; delivers ±5V from 4.5–32V input; no inductors required; lower max output current (50mA per rail). | Suitable for low-power, ultra-compact applications where inductor-free design is prioritized over current capability. | Select LTC3265EMSE#PBF when board space is constrained and load currents remain below 50mA per rail. |
| MAX20404ATPA/VY+ | Programmable dual buck-boost; supports ±5V via I²C; higher integration (integrated inductors); 300mA per rail; 2.5–5.5V input. | Offers flexible output configuration and embedded inductors - ideal for rapid prototyping or designs avoiding external magnetics. | Select MAX20404ATPA/VY+ when programmability and inductor integration outweigh cost and thermal density concerns. |
Compared with LT3582EUD-5#PBF, LTC3265EMSE#PBF trades inductor dependency for lower current capability and wider input range, while MAX20404ATPA/VY+ replaces fixed outputs with programmability and embedded magnetics - making LT3582EUD-5#PBF optimal for cost-sensitive, medium-current, production-ready ±5V bias supplies with strict EMI and thermal requirements.
Availability
LT3582EUD-5#PBF is available at Aetrix Electronics and suitable for AMOLED display bias, CCD sensor power, and industrial instrumentation applications requiring stable component supply, long-term lifecycle support, and guaranteed parametric compliance.
Supply support for LT3582EUD-5#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LT3582 family was designed specifically for compact, high-efficiency dual-rail generation in imaging and display systems - emphasizing low noise, integrated magnetics interfaces, and robust power sequencing for sensitive analog loads.
FAQ
Is LT3582EUD-5#PBF pin-compatible with LT3582EUD-12#PBF?
Yes, LT3582EUD-5#PBF and LT3582EUD-12#PBF share identical 16-pin 3mm × 3mm QFN packaging, pinout, and electrical interface. The only functional difference is factory-programmed output voltage: ±5V for LT3582EUD-5#PBF versus ±12V for LT3582EUD-12#PBF. No PCB layout change is needed when swapping between these variants, provided the input voltage and load requirements remain compatible.
Does LT3582EUD-5#PBF support I²C communication?
LT3582EUD-5#PBF includes fully functional SDA, SCL, and CA pins and responds to standard-mode I²C commands, but its OTP memory is permanently locked (LOCK = 1) and factory-configured for ±5V operation. While read access to registers remains possible, write operations to modify output voltage, sequencing, or ramp rates are disabled - making I²C optional and non-functional for configuration in this variant.
What is the purpose of the VPP pin on LT3582EUD-5#PBF?
The VPP pin (Pin 14) on LT3582EUD-5#PBF is reserved for OTP programming at 13–15V and is inactive in this pre-configured variant. It must be left floating or decoupled with a 100nF capacitor to GND if unused. Applying voltage to VPP on LT3582EUD-5#PBF has no effect due to the locked OTP state and will not alter device behavior or damage the IC.
Can LT3582EUD-5#PBF generate output voltages other than ±5V?
No. LT3582EUD-5#PBF is factory-programmed with fixed +5.0V and –5.0V outputs and OTP lock enabled. Its internal feedback resistors and sequencing parameters are permanently set; no external resistor network, I²C command, or pin strapping can alter the output voltages. For adjustable outputs, the LT3582 (non-suffixed) variant must be selected instead.
How does the power-down discharge feature operate on LT3582EUD-5#PBF?
LT3582EUD-5#PBF permanently enables power-down discharge: when SHDN falls below 0.3V, internal transistors actively sink current from both VOUTP (2.4–8.8mA typical) and VOUTN (–1.4 to –4.2mA typical) to accelerate rail collapse. This behavior is fixed and cannot be disabled, ensuring predictable, fast discharge essential for safe system reset in imaging and display applications.
LT3582EUD-5#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Up
- Output Configuration:
- Positive and Negative (Dual Rail)
- Topology:
- Boost, Buck-Boost
- Output Type:
- Fixed
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 2.55V
- Voltage - Input (Max):
- 5.5V
- Voltage - Output (Min/Fixed):
- ±5V
- Voltage - Output (Max):
- -
- Current - Output:
- 285mA (Switch), 490mA (Switch)
- Frequency - Switching:
- -
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (3x3)
LT3582EUD-5#PBF FAQ
1.How can I place an order for LT3582EUD-5#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT3582EUD-5#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT3582EUD-5#PBF reliable?
The price and inventory of LT3582EUD-5#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT3582EUD-5#PBF is usually 5 days.
3.What payment methods are accepted for LT3582EUD-5#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT3582EUD-5#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT3582EUD-5#PBF?
LT3582EUD-5#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT3582EUD-5#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT3582EUD-5#PBF?
For technical support, including LT3582EUD-5#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT3582EUD-5#PBF requirements.
6.How does Aetrix verify that LT3582EUD-5#PBF is sourced from the original manufacturer or authorized distributors?
All LT3582EUD-5#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT3582EUD-5#PBF meets industry standards.
7.What is the process for return or replacement of LT3582EUD-5#PBF?
All LT3582EUD-5#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT3582EUD-5#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT3582EUD-5#PBF part is unused and in its original packaging.
Return procedure for LT3582EUD-5#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT3582EUD-5#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
