My Inquiry
My Account
Analog Devices Inc. LT3692AIFE#PBF
- Part No.:
- LT3692AIFE#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 38-TFSOP (0.173", 4.40mm Width) Exposed Pad
- Datasheet:
-
LT3692AIFE#PBF.pdf
- Description:
- IC REG BUCK ADJ 3.5A DL 38TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT3692AIFE#PBF from Analog Devices (formerly Linear Technology) is a dual-channel monolithic current-mode PWM step-down DC/DC converter with two internal 3.8A NPN power switches, wide 3V–36V input range, independent channel control (SHDN, FB, SS, ILIM, UVLO), and antiphase 180° switching to reduce input/output ripple. It delivers up to 3.5A per channel and supports automotive-grade operation from –40°C to 125°C in a 38-lead TSSOP package with exposed pad.
For engineers reviewing the LT3692AIFE#PBF datasheet, LT3692AIFE#PBF pinout, LT3692AIFE#PBF application, or LT3692AIFE#PBF equivalent, key selection considerations include independent programmable current limit (2A–4.8A), synchronized 250kHz–2MHz operation with clock output, die temperature monitoring (TJ pin), FMEA-compliant 38-pin TSSOP packaging, and dual-stage tracking for multi-rail systems like FPGA core/I/O supplies.
Technical Context
The LT3692AIFE#PBF implements dual independent current-mode buck regulation with separate error amplifiers (VC1/VC2), peak-current sensing via IND1/IND2, and programmable slope compensation. Each channel features dedicated soft-start (SS1/SS2), feedback (FB1/FB2), current limit (ILIM1/ILIM2), and power-good comparator inputs (CMPI1/CMPI2) with open-collector outputs (CMPO1/CMPO2).
It supports flexible frequency control: RT/SYNC sets master oscillator frequency (250kHz–2MHz) or accepts external sync; DIV configures channel 1 division ratio (1×, 2×, 4×, 8×); CLKOUT provides synchronized square-wave output; and antiphase operation maintains fixed 180° phase shift between SW1 and SW2 regardless of frequency or sync source.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3V to 36V continuous; withstands 60V transients - enables direct battery-fed industrial and automotive applications without pre-regulation. |
| Output Current per Channel | Up to 3.5A - supports high-current digital loads such as processors, FPGAs, and ASICs with tight voltage margins. |
| Switching Frequency Range | 250kHz to 2MHz (programmable via RT/SYNC resistor or external clock) - balances efficiency vs. size: higher frequencies allow smaller inductors/capacitors. |
| Feedback Reference Voltage | 806mV ±16mV over temperature - enables precise low-voltage regulation (e.g., 1.2V, 1.8V, 2.5V, 3.3V) with standard resistor dividers. |
| Channel Phase Relationship | Fixed 180° antiphase operation - reduces input capacitor RMS current and output voltage ripple by interleaving switch transitions. |
| Quiescent Current (Shutdown) | <10µA total - critical for always-on subsystems requiring ultra-low standby power in automotive infotainment or telematics. |
| Junction Temperature Range | –40°C to +125°C - qualified for under-hood automotive and industrial environments with full parameter guarantee. |
Pinout & Package
LT3692AIFE#PBF uses a 38-lead plastic TSSOP package with exposed thermal pad (pin 39 = GND). The package is FMEA-compliant and optimized for thermal performance (θJA = 17.5°C/W, θJC(PAD) = 3°C/W). Exposed pad must be soldered to PCB ground plane for reliable thermal dissipation and EMI control.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST1/BST2 | Bootstrap supply for internal NPN gate drive | Enables high-side NPN switch operation; requires external ceramic capacitor (typically 0.1µF) from BSTx to SWx. |
| SW1/SW2 | Switch emitter node | Connects to inductor; requires external Schottky catch diode to GND due to negative flyback swing during turn-off. |
| VIN1/VIN2 | Power input for channel 1/2 control and power stages | VIN1 powers both channels' bias circuitry; VIN2 powers only channel 2's switch; VIN1 must exceed ~2.8V for VIN2 operation. |
| SHDN1/SHDN2 | Independent shutdown control | SHDN1 controls both channels; SHDN2 enables/disables only channel 2; thresholds at 1.32V typical. |
| FB1/FB2 | Negative input to error amplifier | Regulated to 806mV; used with resistor divider to set output voltage; bias current flows out (nA level). |
| ILIM1/ILIM2 | Peak current limit programming | 12µA internal current source pulls to GND through resistor; sets current limit from 2A (0V) to 4.8A (1.5V). |
| RT/SYNC | Frequency setting or external sync input | 12µA current source sets oscillator frequency with resistor; accepts external clock (250kHz–2MHz) on rising edge for system-wide synchronization. |
| DIV | Channel 1 frequency divider select | 12µA current source sets voltage threshold; selects 1×, 2×, 4×, or 8× division of master clock for channel 1. |
| CLKOUT | Synchronized clock output | 0V–2.5V square wave at master clock frequency; duty cycle mirrors RT/SYNC input (50% in resistor mode). |
| TJ | Die temperature monitor output | 250mV at 25°C, 10mV/°C slope - enables real-time thermal protection and derating without external sensor. |
Key Features
| Feature | Design Value |
|---|---|
| Independent channel sequencing & tracking | Separate SHDN, SS, FB, ILIM, and CMPI/CMPO pins per channel enable precise power-up/down order and voltage tracking for multi-rail ICs. |
| Antiphase 180° switching | Reduces input capacitor RMS current by ~30% and output voltage ripple amplitude, allowing smaller bulk capacitance and lower EMI. |
| Programmable current limit (2A–4.8A) | Resistor-programmed ILIM pins provide accurate, temperature-stable overcurrent protection without external sense resistors or ICs. |
| Integrated die temperature monitor (TJ pin) | Provides calibrated analog voltage proportional to junction temperature - eliminates need for discrete thermal sensors in space-constrained designs. |
| Dropout enhancement (95% max duty cycle) | Allows extended conduction during low-VIN–VOUT conditions by holding switch on across multiple cycles, improving light-load efficiency near dropout. |
| FMEA-compliant 38-pin TSSOP package | Designed for automotive functional safety (ISO 26262); includes exposed GND pad, pin spacing, and layout guidelines to support fault detection and mitigation. |
Applications
| Automotive ADAS Power Supply | FPGA Core & I/O Rail Sequencing |
|---|---|
Use Scenario: Dual-rail power for camera module SoC with strict startup timing (core before I/O) and thermal monitoring in engine bay. IC Role / Device Role / Timing Role: Primary dual-buck regulator providing 1.2V @ 3A (core) and 2.5V @ 2A (I/O) with independent soft-start and antiphase ripple cancellation. Use Value: Independent SHDN/SS pins ensure controlled sequencing; TJ pin enables real-time thermal derating; 36V input handles load-dump transients. |
Use Scenario: Power management for Xilinx Artix-7 FPGA requiring tightly tracked 1.0V core and 1.8V auxiliary rails with <100µs startup delay matching. IC Role / Device Role / Timing Role: Monolithic dual regulator delivering matched rise times via shared SS capacitor and antiphase switching to minimize rail-to-rail noise coupling. Use Value: Pin-strapped tracking eliminates external op-amps; 180° phase reduces shared input impedance noise; 806mV reference ensures sub-1% output accuracy. |
| Industrial PLC CPU Module | Medical Imaging Sensor Bias |
Use Scenario: Compact 24V-input power solution for ARM-based PLC controller with isolated communication interfaces and watchdog supervision. IC Role / Device Role / Timing Role: Primary DC/DC supplying 3.3V @ 2.5A (CPU) and 5V @ 1.5A (peripherals), with CMPO-driven power-good signaling to MCU reset logic. Use Value: Independent CMPI/CMPO comparators generate rail-specific PGOOD flags; 125°C rating supports fanless enclosure operation; low 6µA shutdown IQ extends battery backup time. |
Use Scenario: Low-noise, thermally stable bias for CCD/CMOS image sensors in portable ultrasound devices requiring precise analog front-end regulation. IC Role / Device Role / Timing Role: Dual-output buck supplying 3.3V (digital interface) and 1.2V (analog core), with TJ monitoring to prevent thermal drift in sensor gain calibration. Use Value: Antiphase operation minimizes conducted EMI into sensitive analog signal paths; 806mV FB reference enables <±10mV absolute accuracy; –40°C to 125°C guarantee covers clinical operating range. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC3855EUHF#PBF | Two-phase synchronous buck controller (external MOSFETs); 4.5V–38V input; no integrated switches; supports up to 30A/channel. | Requires external power stage; better suited for >5A applications where thermal management and efficiency optimization are primary. | Select when higher output current (>4A), adjustable switching frequency beyond 2MHz, or synchronous rectification efficiency is required. |
| TPS544B20RQFT | Single-channel 4A synchronous buck converter with PMBus interface; 4.5V–18V input; integrated FETs; no dual-channel or antiphase capability. | No independent second channel; lacks TJ monitoring, DIV, CLKOUT, and true dual-tracking features. | Select when digital telemetry (voltage/current/temp reporting), dynamic voltage scaling, or single-rail high-efficiency conversion is prioritized over dual-rail integration. |
Compared with LTC3855EUHF#PBF and TPS544B20RQFT, the LT3692AIFE#PBF uniquely integrates dual 3.8A switches, antiphase operation, die temperature sensing, and independent channel control in a single FMEA-compliant package-making it optimal for compact, thermally constrained dual-rail systems where board space and BOM count are critical.
Availability
LT3692AIFE#PBF is available at Aetrix Electronics and suitable for automotive ADAS modules, industrial PLC CPU boards, and medical imaging sensor subsystems requiring stable component supply, guaranteed –40°C to +125°C operation, and long-term production continuity.
Supply support for LT3692AIFE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving automotive, industrial, communications, and healthcare markets.
The LT3692AIFE#PBF belongs to Linear's high-reliability power conversion portfolio, designed specifically for demanding dual-rail applications in automotive and industrial environments where sequencing, thermal awareness, and transient robustness are essential.
FAQ
What is the maximum supported switching frequency for LT3692AIFE#PBF?
The LT3692AIFE#PBF supports a maximum switching frequency of 2.5MHz when the RT/SYNC pin voltage exceeds 950mV, typically achieved with a 100kΩ resistor to ground. At this frequency, minimum on-time (140ns) and off-time (200ns) constraints remain satisfied, enabling use with sub-µH inductors in space-constrained layouts. Operation above 2.5MHz is not specified or guaranteed.
Does LT3692AIFE#PBF support independent voltage tracking between channels?
Yes, LT3692AIFE#PBF supports flexible voltage tracking via its independent soft-start (SS1/SS2) and feedback (FB1/FB2) pins. Connecting SS1 and SS2 together forces identical ramp rates, while using matched resistor dividers on FB1/FB2 ensures proportional output voltages. This enables precise core-I/O tracking for FPGAs and processors without external op-amps or discrete timing components.
How is thermal protection implemented in LT3692AIFE#PBF?
LT3692AIFE#PBF implements thermal protection via two mechanisms: (1) an internal thermal shutdown circuit that disables both channels if junction temperature exceeds ~160°C, and (2) the TJ pin, which outputs a calibrated 10mV/°C analog voltage (250mV at 25°C) for external monitoring and proactive derating. Neither mechanism latches - recovery occurs automatically after cooling.
Can LT3692AIFE#PBF operate with only one channel enabled?
Yes, LT3692AIFE#PBF supports single-channel operation. Driving SHDN2 below its 1.32V threshold disables only channel 2, while channel 1 remains fully functional with independent control of FB1, SS1, ILIM1, and CMPI1/CMPO1. SHDN1 must remain above threshold to maintain bias for both channels; pulling SHDN1 low disables both regulators.
What is the purpose of the DIV pin on LT3692AIFE#PBF?
The DIV pin on LT3692AIFE#PBF sets the frequency division ratio for channel 1 relative to the master clock (set by RT/SYNC). An internal 12µA current source develops a voltage across an external resistor to ground, selecting division ratios of 1×, 2×, 4×, or 8×. This allows channel 1 to run at a lower frequency than channel 2 - optimizing efficiency for high-current rails while maintaining high-frequency response on low-current rails.
LT3692AIFE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 38-TFSOP (0.173", 4.40mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 36V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 34.2V
- Current - Output:
- 3.5A
- Frequency - Switching:
- 110kHz ~ 2.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 38-TSSOP-EP
LT3692AIFE#PBF FAQ
1.How can I place an order for LT3692AIFE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT3692AIFE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT3692AIFE#PBF reliable?
The price and inventory of LT3692AIFE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT3692AIFE#PBF is usually 5 days.
3.What payment methods are accepted for LT3692AIFE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT3692AIFE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT3692AIFE#PBF?
LT3692AIFE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT3692AIFE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT3692AIFE#PBF?
For technical support, including LT3692AIFE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT3692AIFE#PBF requirements.
6.How does Aetrix verify that LT3692AIFE#PBF is sourced from the original manufacturer or authorized distributors?
All LT3692AIFE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT3692AIFE#PBF meets industry standards.
7.What is the process for return or replacement of LT3692AIFE#PBF?
All LT3692AIFE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT3692AIFE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT3692AIFE#PBF part is unused and in its original packaging.
Return procedure for LT3692AIFE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT3692AIFE#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
