My Inquiry
My Account
Analog Devices Inc. LT3692IUH#PBF
- Part No.:
- LT3692IUH#PBF
- Manufacturer:
- Analog Devices Inc.
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LT3692IUH#PBF.pdf
- Description:
- IC REG BUCK ADJ 3.5A DL 32QFN
- Quantity:
- Payment:
- Shipping:
Inventory:172
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT3692IUH#PBF from Analog Devices (formerly Linear Technology) is a monolithic dual-channel current-mode PWM step-down DC/DC converter with two internal 3.8A NPN power switches, supporting independent 1.8V/3.5A and 5V/3.5A outputs. It operates from 3V to 36V input, delivers up to 95% duty cycle for low-dropout operation, and maintains 180° antiphase switching to reduce input ripple. Used in automotive power distribution and industrial distributed supplies where tracking, sequencing, and thermal monitoring are required.
For engineers reviewing the LT3692IUH#PBF datasheet, LT3692IUH#PBF pinout, LT3692IUH#PBF application, or LT3692IUH#PBF equivalent, key selection criteria include channel-independent shutdown/soft-start/ILIM/PG, die temperature monitoring via TJ pin, programmable 250kHz–2.25MHz synchronization, and 5mm × 5mm QFN-32 package with exposed thermal pad.
Technical Context
The LT3692IUH#PBF implements dual independent current-mode control loops with per-channel error amplifiers (gm = 400 µMho), soft-start (12 µA source), and comparator-based power-good generation (720 mV threshold, 60 mV hysteresis). Each channel features dedicated ILIM pins (12 µA reference) enabling programmable peak inductor current from 2.0 A to 4.8 A, and VC pins that serve as both error amplifier output and current-limit comparator input.
Switching is synchronized either to an external clock (250 kHz–2 MHz) or to an internal oscillator set by RT/SYNC resistor (250 kHz–2.25 MHz), with DIV pin enabling 1×/2×/4×/8× frequency division on Channel 1. Antiphase operation is enforced across all frequencies, and CLKOUT provides a synchronized square-wave output (0 V to 2.5 V) with <100 ns timing skew relative to SW edges.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 3 V to 36 V continuous; withstands 60 V transients - enables direct battery connection in 12 V/24 V automotive systems. |
| Output Current per Channel | 3.5 A continuous - supports high-current digital loads like FPGAs and SoCs without external MOSFETs. |
| Switching Frequency Range | 250 kHz to 2.25 MHz - allows optimization of inductor size and EMI filtering while maintaining efficiency above 90% at 1 A–3 A loads. |
| Feedback Reference Voltage | 806 mV ±12 mV over –40°C to 125°C - ensures precise output regulation across full industrial temperature range. |
| Quiescent Current (Dual Shutdown) | <10 µA total - extends battery life in always-on subsystems such as telematics or sensor nodes. |
| Junction Temperature Monitoring | TJ pin outputs 250 mV at 25°C with 10 mV/°C slope - enables real-time thermal protection without external sensors. |
| Package | 32-lead 5 mm × 5 mm QFN with exposed GND pad - provides θJA = 35°C/W thermal resistance for high-power density layouts. |
Pinout & Package
The LT3692IUH#PBF is housed in a 32-lead plastic QFN (UH package), 5 mm × 5 mm, with exposed thermal pad (Pin 33) that must be soldered to PCB ground for thermal and electrical integrity. Pin pitch is 0.5 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| BST1/BST2 | Bootstrap supply for internal NPN switch base drive | Enables low RCE(SAT) operation; requires external ceramic capacitor tied between BSTx and SWx. |
| SW1/SW2 | Emitter of internal NPN power switch | Connects to inductor; requires external Schottky catch diode to GND due to negative voltage swing during off-time. |
| FB1/FB2 | Inverting input of error amplifier | Regulated to 806 mV; sets output voltage via resistive divider - e.g., 1.8 V = 806 mV × (1 + R1/R2). |
| ILIM1/ILIM2 | Peak current limit programming input | 12 µA internal current source pulls to GND through resistor; 0 V → 4.8 A limit, 1.5 V → 2.0 A limit. |
| RT/SYNC | Oscillator frequency setting / external sync input | 12 µA current source sets internal frequency; accepts external clock (250 kHz–2 MHz) on rising edge for multi-regulator synchronization. |
| DIV | Channel 1 frequency divider select | 12 µA current source defines voltage; 0.58 V → ÷2, 1.05 V → ÷4, 1.55 V → ÷8 - reduces component count when lower fSW needed on Ch1. |
| CLKOUT | Synchronized clock output | 0 V to 2.5 V square wave; phase-aligned to Ch1 switching - used to synchronize auxiliary regulators or ADC sampling clocks. |
| TJ | Die temperature monitor output | 250 mV at 25°C, +10 mV/°C slope - connects to ADC for closed-loop thermal management or fault logging. |
| SHDN1/SHDN2 | Channel enable/disable control | SHDN1 controls both channels; 1.32 V threshold - tie to VIN for always-on, or drive with logic for sequencing. |
| SS1/SS2 | Soft-start timing and tracking control | 12 µA current source charges external cap; connecting SS1/SS2 forces output voltage tracking during startup. |
| CMPI1/CMPI2 | Power-good comparator input | 720 mV threshold (90% of FB ref); connect to FB to generate PG when output reaches regulation. |
| CMPO1/CMPO2 | Open-collector power-good output | Sinks ≥300 µA when CMPI falls below threshold - wire-OR'able for system-level power-good signaling. |
| VIN1/VIN2 | Channel input power rails | VIN1 powers internal bias circuitry and Ch1 switch; VIN2 powers Ch2 switch only - VIN1 must exceed 2.8 V for VIN2 operation. |
| GND (Pin 33) | Common signal and thermal ground | Exposed pad - must be soldered to large PCB copper area; serves as return for all small-signal and power paths. |
Key Features
| Feature | Design Value |
|---|---|
| Independent per-channel control | Separate SHDN, SS, ILIM, FB, CMPI/CMPO, and VC pins allow fully autonomous sequencing, current limiting, and power-good reporting for each output. |
| Antiphase 180° switching | Reduces input capacitor RMS current by ~30% and cuts peak-to-peak input ripple voltage - lowers required bulk capacitance and EMI filter size. |
| Programmable current limit (2.0 A–4.8 A) | Resistor-programmed ILIM pins enable precise overcurrent protection matching load requirements - avoids derating or external sense resistors. |
| Dual-mode synchronization | RT/SYNC pin accepts either resistor-set oscillator or external clock (250 kHz–2 MHz); automatic slope compensation adjustment preserves stability during sync mode transitions. |
| Integrated die temperature sensing | TJ pin provides calibrated analog voltage (250 mV @ 25°C, 10 mV/°C) - eliminates need for discrete thermal ICs in space-constrained designs. |
| Low-quiescent-current shutdown | Sub-10 µA total IQ in dual shutdown state - critical for battery-backed systems requiring >1-year shelf life without maintenance. |
Applications
| Automotive Infotainment Power Supply | Industrial FPGA Core & I/O Rail Generator |
|---|---|
Use Scenario: Dual-rail power for head unit MCU (1.8 V), DDR memory (1.2 V via external LDO), and display interface (5 V) in vehicles with 9 V–16 V battery input and load-dump transients. IC Role / Device Role / Timing Role: Primary buck controller delivering regulated 1.8 V/3.5 A and 5 V/3.5 A; uses antiphase switching to minimize input ripple into shared bulk caps; TJ pin feeds thermal management firmware. Use Value: Eliminates need for discrete sequencing ICs and external current-sense amplifiers; OVLO protects against 60 V load-dump events per ISO 7637-2. | Use Scenario: Powering Xilinx Artix-7 FPGA core (1.0 V) and bank I/O (1.8 V or 3.3 V) in programmable logic controllers with strict thermal limits and dynamic load steps. IC Role / Device Role / Timing Role: Dual-channel regulator with independent soft-start (SS1/SS2 tied) and programmable ILIM; synchronized to system clock via RT/SYNC to reduce beat-frequency EMI in sensitive measurement circuits. Use Value: 180° phase shift cuts input ripple amplitude by 50% vs. in-phase operation - reduces conducted EMI and allows smaller input filter components. |
| Medical Point-of-Care Imaging Module | Telecom Remote Radio Unit (RRU) |
Use Scenario: Compact imaging subsystem requiring tightly tracked 1.2 V and 1.8 V rails for ASIC and image sensor, operating from 24 V PoE-derived supply with thermal derating constraints. IC Role / Device Role / Timing Role: Tracking buck controller using SS1/SS2 tie and FB divider ratio matching; TJ pin monitors junction temp in sealed enclosure; CLKOUT synchronizes ADC sampling to avoid switching noise aliasing. Use Value: Integrated tracking eliminates external op-amps and resistors; die-temp feedback enables dynamic frequency scaling before thermal shutdown occurs. | Use Scenario: Distributed 5 V and 3.3 V power for RF front-end ICs and baseband processors in outdoor 4G/5G RRUs exposed to –40°C to +85°C ambient with limited airflow. IC Role / Device Role / Timing Role: Dual-output regulator with VIN1/VIN2 separation allowing different input sources; ILIM pins set to 3.0 A to match RF IC peak current; DIV pin configures Ch1 at 500 kHz for optimal efficiency at partial load. Use Value: Independent current limiting prevents one channel's overload from affecting the other; wide –40°C to +125°C guaranteed operation ensures reliability in uncontrolled environments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual-channel step-down regulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT8640SEUH#PBF | Single-channel, 4 A, Silent Switcher® architecture; 35 ns min on-time; integrated MOSFETs; no DIV or TJ pin. | Lacks dual independent control and thermal monitoring; superior EMI performance but requires two devices for dual-rail. | Choose when ultra-low EMI is mandatory and dual-rail sequencing is handled externally. |
| TPS544B20RTVT | Single-channel, 4 A, D-CAP2 control; 2.95 V–16 V input; no ILIM programming or TJ output; 20-pin WQFN. | No independent shutdown/soft-start per channel; no antiphase capability; not rated for >36 V input or automotive transients. | Choose for cost-sensitive, single-rail applications within 3 V–16 V input range where thermal monitoring is unnecessary. |
Compared with LT8640SEUH#PBF and TPS544B20RTVT, the LT3692IUH#PBF uniquely integrates dual independent current-mode control, antiphase switching, die temperature sensing, and 36 V input rating - making it the only option among the three qualified for automotive and industrial dual-rail systems requiring robust thermal management and transient immunity.
Availability
LT3692IUH#PBF is available at Aetrix Electronics and suitable for automotive infotainment, industrial FPGA power, medical imaging modules, and telecom remote radio units requiring stable component supply, extended temperature operation, and long-term lifecycle support.
Supply support for LT3692IUH#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and power management semiconductors, serving precision instrumentation, industrial automation, automotive, and communications markets.
The LT3692IUH#PBF belongs to Linear's high-voltage monolithic buck regulator product line, designed specifically for demanding industrial and automotive applications requiring wide input range, independent channel control, thermal awareness, and robust transient protection.
FAQ
What is the maximum input voltage rating for LT3692IUH#PBF, and how does it handle transients?
The LT3692IUH#PBF has an absolute maximum input rating of 40 V continuous and withstands nonrepetitive 60 V transients for up to 1 second (per Note 2 in datasheet). Its integrated VIN overvoltage lockout triggers at 38 V typical, halting switching to protect downstream circuitry - a key feature for automotive 12 V/24 V systems subject to load-dump events per ISO 7637-2.
Can LT3692IUH#PBF operate with only one channel enabled, and what happens to quiescent current?
Yes - LT3692IUH#PBF supports independent channel control. Driving SHDN1 below 1.32 V disables both channels, reducing total quiescent current to <10 µA. Holding SHDN1 high while pulling SHDN2 low disables only Channel 2, resulting in ~4 mA IQ from VIN1 and ~630 µA from VIN2 (per Electrical Characteristics table, page 2). This enables flexible power sequencing in multi-rail systems.
How is output voltage accuracy maintained across temperature for LT3692IUH#PBF?
The LT3692IUH#PBF guarantees feedback reference voltage of 806 mV ±12 mV over its full –40°C to +125°C operating junction temperature range (labeled "l" in Electrical Characteristics). Combined with matched resistor dividers and low FB bias current (≤200 nA), this ensures output voltage drift remains within ±1.5% over temperature - critical for precision analog and digital loads.
What is the function of the DIV pin on LT3692IUH#PBF, and how is it configured?
The DIV pin on LT3692IUH#PBF selects the frequency division ratio for Channel 1 relative to the master clock (set by RT/SYNC). An internal 12 µA current source pulls the pin to GND through an external resistor: 0.58 V → ÷2, 1.05 V → ÷4, 1.55 V → ÷8. This allows Channel 1 to run at half, quarter, or eighth the frequency of Channel 2 - optimizing efficiency and component size for asymmetric load requirements.
Does LT3692IUH#PBF support paralleling of outputs, and what design considerations apply?
Yes - the LT3692IUH#PBF datasheet explicitly states "Outputs Can Be Paralleled." To parallel channels, tie VOUT1 and VOUT2 together, synchronize both channels to the same RT/SYNC clock, and ensure identical feedback dividers and output LC components. Phase alignment (180°) reduces circulating current, but careful layout and current-sharing resistors may be needed for precise load balancing at full 7 A combined output.
LT3692IUH#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 32-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Step-Down
- Output Configuration:
- Positive
- Topology:
- Buck
- Output Type:
- Adjustable
- Number of Outputs:
- 2
- Voltage - Input (Min):
- 3V
- Voltage - Input (Max):
- 36V
- Voltage - Output (Min/Fixed):
- 0.8V
- Voltage - Output (Max):
- 34.2V
- Current - Output:
- 3.5A
- Frequency - Switching:
- 110kHz ~ 2.5MHz
- Synchronous Rectifier:
- No
- Operating Temperature:
- -40°C ~ 125°C (TJ)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 32-QFN (5x5)
LT3692IUH#PBF FAQ
1.How can I place an order for LT3692IUH#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT3692IUH#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT3692IUH#PBF reliable?
The price and inventory of LT3692IUH#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT3692IUH#PBF is usually 5 days.
3.What payment methods are accepted for LT3692IUH#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT3692IUH#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT3692IUH#PBF?
LT3692IUH#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT3692IUH#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT3692IUH#PBF?
For technical support, including LT3692IUH#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT3692IUH#PBF requirements.
6.How does Aetrix verify that LT3692IUH#PBF is sourced from the original manufacturer or authorized distributors?
All LT3692IUH#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT3692IUH#PBF meets industry standards.
7.What is the process for return or replacement of LT3692IUH#PBF?
All LT3692IUH#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT3692IUH#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT3692IUH#PBF part is unused and in its original packaging.
Return procedure for LT3692IUH#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT3692IUH#PBF Tags
-
TPS562201DDCR
Texas Instruments
-
MC34063ABD-TR
STMicroelectronics
-
TPS561201DDCR
Texas Instruments
-
MC33063ADR
Texas Instruments
-
MC34063ADR
Texas Instruments
-
TPS560200DBVR
Texas Instruments
-
AP3012KTR-G1
Diodes Incorporated
-
TLV61048DBVR
Texas Instruments
-
AZ34063UMTR-G1
Diodes Incorporated
-
TPS562200DDCR
Texas Instruments
-
AP62300TWU-7
Diodes Incorporated
-
MC34063EBD-TR
STMicroelectronics
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
