Analog Devices Inc. LT5518EUF#PBF
- Part No.:
- LT5518EUF#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Modulators
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
LT5518EUF#PBF.pdf
- Description:
- RF MODULATOR 1.5GHZ-2.4GHZ 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:3,902
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT5518EUF#PBF from Analog Devices (formerly Linear Technology) is a high-linearity direct quadrature modulator for wireless infrastructure transmitters, operating from 1.5GHz to 2.4GHz RF output. It features 22.8dBm OIP3 at 2GHz, –158.2dBm/Hz noise floor (20MHz offset, no RF), 40dB image rejection, and integrated LO quadrature phase generator. Used in DCS/PCS/UMTS base station up-conversion with W-CDMA 4-channel ACPR of –64dBc at 2.14GHz.
For engineers reviewing the LT5518EUF#PBF datasheet, LT5518EUF#PBF pinout, LT5518EUF#PBF application, or LT5518EUF#PBF equivalent, key selection criteria include I/Q gain/phase imbalance (<0.06dB / <1°), DC-coupled 2.9kΩ differential baseband input impedance, 50Ω AC-coupled single-ended LO/RF ports, enable-controlled sleep mode (50µA), and 16-lead 4mm × 4mm QFN package with exposed ground pad.
Technical Context
The LT5518EUF#PBF implements a dual-path up-conversion architecture: differential baseband I/Q inputs drive voltage-to-current converters feeding double-balanced mixers, whose outputs sum into an on-chip 50Ω RF balun. The LO path includes a single-ended buffer and precision quadrature phase splitter generating in-phase and 90°-shifted LO signals for mixer drive.
It supports both direct I/Q modulation and image-reject up-conversion configurations. Baseband inputs require DC coupling with ~2.06V common-mode bias; LO input accepts –10dBm to +5dBm (typ. 0dBm); RF output delivers up to 5.5dBm max CW power with 8.5dBm OP1dB and 49dBm OIP2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Frequency Range | 1.5–2.4GHz (–3dB bandwidth); enables DCS (1800MHz), PCS (1900MHz), and UMTS (2100MHz) band operation |
| OIP3 | 22.8dBm at 2GHz; ensures linear transmission of multi-carrier W-CDMA signals without spectral regrowth |
| Image Rejection | 40dB at 2GHz (unadjusted); reduces need for external image filtering in compact radio designs |
| LO Feedthrough | –49dBm at 2GHz; minimizes carrier leakage requiring less digital correction headroom |
| Baseband Input Impedance | 2.9kΩ differential; matches standard DAC output stages without external termination resistors |
| Supply Current | 128–145mA at 5V (active), 0.05–50µA (sleep); supports low-power idle modes in TDD systems |
| I/Q Gain Imbalance | 0.06dB max; maintains amplitude matching critical for >64-QAM constellation fidelity |
| I/Q Phase Imbalance | 1° max; preserves quadrature orthogonality essential for >40dB adjacent channel rejection |
Pinout & Package
LT5518EUF#PBF is housed in a 16-lead 4mm × 4mm QFN package with exposed thermal pad (Pin 17) that must be soldered to PCB ground for thermal and RF performance. Ground pins are distributed across the perimeter (Pins 2,4,6,9,10,12,15) and internally connected to the exposed pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable control input | Logic-high (>1V) activates device; logic-low (<0.5V) places IC in 50µA sleep mode with –58dBm LO feedthrough |
| LO (Pin 3) | Single-ended LO input | 50Ω AC-coupled port accepting –10 to +5dBm; internal buffer drives quadrature phase splitter |
| BBPI / BBMI (Pins 14 / 16) | Differential I-channel baseband input | 2.9kΩ differential impedance; 2.06V common-mode bias; requires DC-coupled source |
| BBPQ / BBMQ (Pins 7 / 5) | Differential Q-channel baseband input | Identical to I-channel; matched path ensures <1° phase error for image suppression |
| RF (Pin 11) | Single-ended RF output | 50Ω AC-coupled port delivering up to 5.5dBm; on-chip balun converts mixer differential output |
| VCC (Pins 8 / 13) | Power supply | 4.5–5.25V operation; dual pins reduce supply inductance; decouple each with 0.1µF capacitor |
| GND (Pins 2,4,6,9,10,12,15) | Ground terminals | Multiple dedicated grounds: Pins 2/4 for LO return, Pins 10/12 for RF balun return, all tied to exposed pad |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LO quadrature phase generator | Eliminates external 90° hybrid coupler or polyphase filter, reducing BOM count and board area by >30% |
| High input impedance baseband interface | 2.9kΩ differential input allows direct connection to current-output DACs without load resistors or level shifters |
| Low-noise RF output stage | –158.2dBm/Hz noise floor at 20MHz offset enables high SNR in wideband receivers sharing same antenna |
| Enable-controlled power management | Sub-µs turn-on/off (0.2µs / 1.3µs) supports burst-mode transmission in TD-LTE and WiMAX base stations |
| DC-coupled baseband architecture | Supports zero-IF and complex IF architectures with full DC–400MHz baseband bandwidth for flexible waveform generation |
| Robust LO harmonics tolerance | Second/third LO harmonics at –20dBc degrade image rejection by <5dB, enabling use with non-ideal synthesizers |
Applications
| DCS/PCS Base Station Transmitter | UMTS Node B Up-Converter |
|---|---|
|
Use Scenario: Transmitting multi-carrier DCS (1800MHz) and PCS (1900MHz) signals in macrocell BTS with 4×4 MIMO. IC Role / Device Role / Timing Role: Direct quadrature modulator converting baseband I/Q streams to RF; provides integrated LO quadrature generation and 50Ω RF output matching. Use Value: Achieves –64dBc 4-channel W-CDMA ACPR at 2.14GHz while eliminating external phase-splitting components and reducing layout sensitivity to parasitic coupling. |
Use Scenario: UMTS FDD uplink signal generation in outdoor Node B units operating in Band I (2110–2170MHz). IC Role / Device Role / Timing Role: High-linearity up-converter with 40dB image rejection; interfaces directly to FPGA-driven DACs via DC-coupled 2.9kΩ inputs. Use Value: Enables >64-QAM modulation fidelity with <0.06dB I/Q gain imbalance and <1° phase error, meeting 3GPP TS 25.104 ACLR requirements without calibration. |
| TD-LTE Small Cell Transmitter | Software-Defined Radio Front-End |
|
Use Scenario: Compact pico/femtocell deployment requiring low power consumption and fast TDD switching. IC Role / Device Role / Timing Role: Enable-controlled modulator supporting sub-µs turn-on for UL/DL slot transitions; 50µA sleep current extends system standby time. Use Value: Reduces transmit chain power by 35% vs discrete solutions while maintaining 22.8dBm OIP3 and 8.5dBm OP1dB for 20MHz LTE signals. |
Use Scenario: Reconfigurable SDR platform supporting multiple standards (LTE, WiMAX, CDMA2000) across 1.5–2.4GHz. IC Role / Device Role / Timing Role: Wideband direct conversion modulator with 400MHz baseband bandwidth and programmable LO drive range (–10 to +5dBm). Use Value: Simplifies RF front-end design with single-chip I/Q modulation, eliminating need for separate LO distribution and image-reject filtering per band. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar direct quadrature modulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5375-05ACPZ-R7 | Wider RF range (300MHz–4GHz), higher OIP3 (27dBm), but requires external LO phase splitter and has 1.2V CM baseband bias | Better suited for multi-band macro base stations needing >2.4GHz coverage; demands more complex baseband interface design | Select when extending beyond 2.4GHz or requiring >25dBm OIP3; avoid if minimizing component count is priority |
| TRF3705IRGZT | Narrower RF range (1.9–2.7GHz), lower OIP3 (19.5dBm), integrated LO buffer only (no quadrature generator), 3.3V supply | Targeted at cost-sensitive small cells; lacks on-chip quadrature generation, requiring external 90° hybrid | Choose for budget-constrained deployments where 2.1GHz UMTS is sole requirement and external phase splitting is acceptable |
Compared with ADL5375-05ACPZ-R7 and TRF3705IRGZT, the LT5518EUF#PBF uniquely integrates LO quadrature generation within its 1.5–2.4GHz sweet spot, offering the best balance of linearity (22.8dBm OIP3), image rejection (40dB), and design simplicity for DCS/PCS/UMTS infrastructure-without external phase splitters or level shifters.
Availability
LT5518EUF#PBF is available at Aetrix Electronics and suitable for wireless infrastructure transmitters, macrocell base stations, and UMTS Node B designs requiring stable component supply, long-term lifecycle support, and traceable sourcing for telecom-grade production.
Supply support for LT5518EUF#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and RF ICs, serving communications, industrial, automotive, and aerospace markets.
The LT5518EUF#PBF belongs to Linear's high-linearity RF modulator product line, designed specifically for wireless infrastructure applications demanding superior ACPR, image rejection, and integration to reduce front-end complexity in 3G/4G base stations.
FAQ
What is the recommended LO input power for optimal performance of the LT5518EUF#PBF?
The LT5518EUF#PBF achieves best linearity and noise performance at 0dBm LO input power. Operating below –5dBm degrades OIP3 and dynamic range, especially at 85°C; above +5dBm increases LO feedthrough without improving gain or linearity. The datasheet specifies –10dBm to +5dBm as absolute range, with 0dBm as the typical condition for all key specs including 22.8dBm OIP3 and –158.2dBm/Hz noise floor.
Can the LT5518EUF#PBF be used with AC-coupled baseband inputs?
No-the LT5518EUF#PBF requires DC-coupled baseband inputs to maintain its 2.06V internal common-mode bias point. AC coupling blocks this DC bias, causing improper transistor biasing and severe distortion. The datasheet explicitly states baseband inputs "are intended for DC coupling from a source with a common mode voltage level of about 2.1V," and Figure 2 illustrates the required 1.03V generator setting to match the 2.06V internal reference.
How does the LT5518EUF#PBF achieve 40dB image rejection without external calibration?
The LT5518EUF#PBF achieves 40dB image rejection through tightly matched on-die I/Q paths and a precision monolithic LO quadrature phase generator-not via calibration. Its <0.06dB gain imbalance and <1° phase imbalance are process-trimmed during manufacturing. The datasheet notes this value is "amplitude average of the characterization data set without image or LO feedthrough nulling (unadjusted)," confirming it is inherent hardware performance, not post-fabrication correction.
What is the function of the exposed pad (Pin 17) on the LT5518EUF#PBF package?
The exposed pad (Pin 17) on the LT5518EUF#PBF is a thermal and electrical ground connection that must be soldered to the PCB ground plane. It is internally connected to all ground pins (2,4,6,9,10,12,15) and serves dual roles: dissipating heat to maintain junction temperature below 125°C (θJA = 37°C/W), and providing low-inductance RF grounding for the LO and RF sections to ensure specified return loss (–18dB LO S11, –14dB RF S22) and minimize spurious emissions.
Does the LT5518EUF#PBF support both upper and lower sideband selection?
Yes-the LT5518EUF#PBF supports both upper and lower sideband selection by controlling the relative 90° phase relationship between I and Q baseband inputs. The datasheet states it "may also be configured as an image reject up-converting mixer, by applying 90° phase-shifted signals to the I and Q inputs," and Figure TA01a shows "upper sideband selection" with I/Q 90° shift. Reversing the Q input phase yields lower sideband output, enabling flexible frequency planning in FDD systems.
LT5518EUF#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Obsolete
- Function:
- Modulator
- LO Frequency:
- 1.3GHz ~ 2.7GHz
- RF Frequency:
- 1.5GHz ~ 2.4GHz
- P1dB:
- 8.5dBm
- Noise Floor:
- -158.2dBm/Hz
- Output Power:
- 10.6dBm
- Current - Supply:
- 145 mA
- Voltage - Supply:
- 4.5V ~ 5.25V
- Test Frequency:
- 2GHz
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
LT5518EUF#PBF FAQ
1.How can I place an order for LT5518EUF#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT5518EUF#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT5518EUF#PBF reliable?
The price and inventory of LT5518EUF#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT5518EUF#PBF is usually 5 days.
3.What payment methods are accepted for LT5518EUF#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT5518EUF#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT5518EUF#PBF?
LT5518EUF#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT5518EUF#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT5518EUF#PBF?
For technical support, including LT5518EUF#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT5518EUF#PBF requirements.
6.How does Aetrix verify that LT5518EUF#PBF is sourced from the original manufacturer or authorized distributors?
All LT5518EUF#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT5518EUF#PBF meets industry standards.
7.What is the process for return or replacement of LT5518EUF#PBF?
All LT5518EUF#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT5518EUF#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT5518EUF#PBF part is unused and in its original packaging.
Return procedure for LT5518EUF#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT5518EUF#PBF Tags

-
LTC5599IUF#TRPBF
Analog Devices Inc.

-
LTC5599IUF#PBF
Analog Devices Inc.

-
LTC5589IUF#PBF
Analog Devices Inc.

-
ADL5375-05ACPZ-R7
Analog Devices Inc.

-
ADL5385ACPZ-R7
Analog Devices Inc.

-
AD8346ARUZ-REEL7
Analog Devices Inc.

-
LTC5588IPF-1#PBF
Analog Devices Inc.

-
ADRF6755ACPZ-R7
Analog Devices Inc.

-
TRF370417IRGET
Texas Instruments

-
HMC631LP3ETR
Analog Devices Inc.

-
TRF3705IRGET
Texas Instruments

-
LTC5589IUF#TRPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

