Analog Devices Inc. LT5528EUF#TRPBF
- Part No.:
- LT5528EUF#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Modulators
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
LT5528EUF#TRPBF.pdf
- Description:
- RF MODULATOR 1.5GHZ-2.4GHZ 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,302
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT5528EUF#TRPBF from Analog Devices (formerly Linear Technology) is a high-linearity direct-conversion I/Q modulator for wireless infrastructure transmitters. It operates from 1.5GHz to 2.4GHz RF, delivers 21.8dBm OIP3 at 2GHz, achieves –45dBc image rejection and –42dBm carrier leakage, and supports W-CDMA, LTE, CDMA2000, and TD-SCDMA baseband upconversion in macrocell and microcell BTS applications.
For engineers reviewing the LT5528EUF#TRPBF datasheet, LT5528EUF#TRPBF pinout, LT5528EUF#TRPBF application, or LT5528EUF#TRPBF equivalent, key selection considerations include its integrated LO quadrature generator, 50Ω DC-coupled baseband interface with 0.525V common-mode bias, 16-lead 4mm × 4mm QFN package with exposed ground pad, and calibrated image/LO feed-through suppression capability.
Technical Context
The LT5528EUF#TRPBF integrates differential voltage-to-current converters for I/Q baseband inputs (BBPI/BBMI/BBPQ/BBMQ), double-balanced up-converting mixers, an on-chip 50Ω RF balun, and a precision LO quadrature phase generator with single-ended 50Ω AC-coupled LO input. Its architecture enables direct RF synthesis without external phase-shifting components.
It features internal biasing for 0.525V common-mode baseband voltage, 45Ω single-ended input impedance per baseband pin, and EN-controlled shutdown with 0.05µA sleep current. The RF output is single-ended, 50Ω AC-coupled, and optimized for 1.7–2.2GHz (–1dB bandwidth), supporting calibration loops for LO feed-through and image rejection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| RF Frequency Range | 1.5GHz to 2.4GHz (–3dB bandwidth); supports DCS, PCS, and UMTS bands directly. |
| OIP3 | 21.8dBm at 2GHz; enables high-power multi-carrier W-CDMA transmission with low intermodulation distortion. |
| Image Rejection | 45dBc at 2GHz; reduces need for external image-reject filtering in transmitter front-ends. |
| Carrier Leakage (LOFT) | –42dBm at 2GHz; minimizes spurious emissions requiring less post-modulation cancellation. |
| Baseband Interface | DC-coupled, 45Ω single-ended per pin, 0.525V common-mode; compatible with standard DAC outputs without level-shifting. |
| Supply Voltage | 4.5V to 5.25V; operates from standard 5V rail with ±2.5% tolerance, simplifying power design. |
| Package | 16-lead 4mm × 4mm QFN with exposed ground pad (Pin 17); requires PCB thermal via array for θJA = 37°C/W. |
Pinout & Package
LT5528EUF#TRPBF uses a 16-lead plastic QFN package (4mm × 4mm) with exposed ground pad (Pin 17) that must be soldered to PCB ground for thermal and RF performance. Pin numbering follows top-view standard (Pin 1 at top-left corner, counterclockwise).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable control input | Active-high digital enable; >1V turns on IC (ICC = 145mA), <0.5V places in sleep mode (ICC = 0.05µA). |
| BBPI / BBMI (Pins 14 / 16) | I-channel differential baseband inputs | 45Ω single-ended, internally biased at 0.525V; accept DC-coupled differential voltage signals (±0.5V swing typical). |
| BBPQ / BBMQ (Pins 7 / 5) | Q-channel differential baseband inputs | Identical to I-channel pins; matched gain/phase imbalance (<0.05dB/<0.5°) ensures high image rejection. |
| LO (Pin 3) | Single-ended LO input | 50Ω AC-coupled; accepts –10dBm to +5dBm LO drive; internal buffer and quadrature splitter generate precise 0°/90° LO paths. |
| RF (Pin 11) | Single-ended RF output | 50Ω AC-coupled; delivers upconverted RF signal; requires external coupling capacitor for 1dB compression testing. |
| VCC (Pins 8 / 13) | Power supply | 4.5V–5.25V operation; dual pins reduce IR drop; each requires local 0.1µF decoupling to ground. |
| GND (Pins 2,4,6,9,10,12,15) | Ground terminals | Multiple dedicated grounds: Pins 2/4 for LO return, Pins 10/12 for RF balun return, Pins 6/9/15 for general analog ground. |
| Exposed Pad (Pin 17) | Thermal & RF ground | Mandatory solder connection to PCB ground plane; provides primary thermal path and RF reference for balun performance. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LO quadrature generator | Eliminates external 90° hybrid coupler or polyphase filter; maintains <0.5° phase error across 1.7–2.3GHz band. |
| DC-coupled 50Ω baseband interface | Supports direct connection to DACs without AC-coupling capacitors or level shifters; reduces BOM and layout complexity. |
| Calibration-ready architecture | Dedicated LO feed-through and image calibration loop support enables >55dBc image suppression after system-level tuning. |
| High dynamic range noise floor | –159.3dBm/Hz (no RF signal, 20MHz offset); enables clean spectral mask compliance in dense multi-carrier deployments. |
| Low-power shutdown mode | 0.05µA quiescent current with EN = Low; allows rapid power cycling in TDD systems without thermal stress. |
Applications
| Macrocell Base Station Transmitter | Microcell Small Cell Radio |
|---|---|
|
Use Scenario: High-power W-CDMA/LTE downlink transmission in outdoor macrocell sites with 4-carrier aggregation. IC Role / Device Role / Timing Role: Direct-conversion I/Q modulator converting baseband I/Q DAC outputs to 2.14GHz RF with integrated LO phase generation. Use Value: 45dB image rejection and –66dBc 4-ch ACPR at 2.14GHz reduce need for external SAW filters and PA linearization circuitry. |
Use Scenario: Compact indoor small cell unit supporting 2×2 MIMO with low-latency TDD switching. IC Role / Device Role / Timing Role: Low-latency RF upconverter enabling sub-1µs EN-controlled transmit/receive transition. Use Value: 0.25µs turn-on time and 0.05µA sleep current minimize idle power in burst-mode operation. |
| TD-SCDMA Infrastructure | CDMA2000 Baseband Calibration Platform |
|
Use Scenario: Multi-standard BTS supporting simultaneous GSM, TD-SCDMA, and PHS in emerging markets. IC Role / Device Role / Timing Role: Wideband modulator covering 1.5–2.4GHz RF band with programmable baseband common-mode bias. Use Value: Single-part coverage of TD-SCDMA Band A (2010–2025MHz) and Band F (1880–1920MHz) avoids multiple modulator SKUs. |
Use Scenario: Lab-grade CDMA2000 test equipment requiring precise LO feed-through and image nulling. IC Role / Device Role / Timing Role: Calibration reference modulator with dedicated CAL OUT ports for feedback loop implementation. Use Value: On-chip LO feed-through and image calibration outputs enable closed-loop DSP-based suppression algorithms. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar direct-conversion modulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5375-05ACPZ-R7 | Wider RF range (300MHz–6GHz), higher OIP3 (25dBm), but no integrated LO quadrature generator; requires external 0°/90° splitter. | Better suited for multi-band SDR platforms; less optimal for fixed-frequency infrastructure where board space is constrained. | Select when frequency agility across sub-6GHz bands is required and external phase splitting is acceptable. |
| TRF3705IRGZT | Lower OIP3 (18.5dBm), narrower RF range (1.5–2.2GHz), integrated LO buffer only (no quadrature generator); requires external 90° hybrid. | Targeted at cost-sensitive microcell designs; lacks calibration loop support and has higher LO feed-through (–35dBm). | Select for entry-level BTS where image rejection >40dBc is sufficient and calibration is not implemented. |
Compared with ADL5375-05ACPZ-R7 and TRF3705IRGZT, the LT5528EUF#TRPBF offers superior integration (on-chip quadrature generation), tighter I/Q matching (<0.05dB/<0.5°), and dedicated calibration interfaces-making it optimal for high-performance, space-constrained wireless infrastructure where image suppression and LO feed-through are critical.
Availability
LT5528EUF#TRPBF is available at Aetrix Electronics and suitable for macrocell base station transmitters, microcell small cell radios, TD-SCDMA infrastructure equipment, and CDMA2000 calibration platforms requiring stable component supply across multi-year production cycles.
Supply support for LT5528EUF#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and RF ICs for communications, industrial, and automotive markets.
The LT5528EUF#TRPBF belongs to Linear's high-linearity RF modulator product line, designed specifically for wireless infrastructure applications demanding exceptional image rejection, low noise floor, and integrated LO signal conditioning.
FAQ
What is the recommended LO input power for optimal performance of the LT5528EUF#TRPBF?
The LT5528EUF#TRPBF achieves best linearity and gain stability with 0dBm LO input power. At –5dBm, OIP3 degrades significantly-especially at 85°C-while +5dBm increases LO feed-through without improving OIP3. The datasheet specifies –10dBm to +5dBm operating range, but 0dBm is the design center for all published specs including 21.8dBm OIP3 and 45dBc image rejection.
How does the LT5528EUF#TRPBF handle baseband common-mode voltage requirements?
The LT5528EUF#TRPBF internally biases all four baseband inputs (BBPI, BBMI, BBPQ, BBMQ) to 0.525V DC, requiring external DACs or drivers to deliver differential signals centered at this voltage. If the source common-mode is 0.26V (e.g., some test generators), no level shifting is needed due to internal voltage division; mismatched common-mode causes gain/phase imbalance and degraded image rejection.
Can the LT5528EUF#TRPBF be used without the exposed thermal pad soldered to PCB ground?
No-the exposed pad (Pin 17) must be soldered to the PCB ground plane. It serves as both primary thermal path (θJA = 37°C/W depends on this) and RF ground reference for the on-chip balun. Omitting this connection degrades RF output return loss (S22), increases junction temperature beyond 125°C TJMAX, and reduces image rejection by up to 10dB due to uncontrolled balun common-mode currents.
What is the function of the EN pin on the LT5528EUF#TRPBF, and what are its voltage thresholds?
The EN pin (Pin 1) controls power state: logic high (>1.0V) enables full operation (ICC = 145mA), while logic low (<0.5V) places LT5528EUF#TRPBF in sleep mode (ICC = 0.05µA). An internal 75kΩ pull-down ensures safe default-off behavior if left floating. Exceeding VCC + 0.5V risks ESD diode conduction and potential damage during power sequencing.
Does the LT5528EUF#TRPBF support image-reject upconversion without external calibration?
Yes-the LT5528EUF#TRPBF achieves 45dBc image rejection at 2GHz without calibration, enabled by its integrated quadrature LO generator and matched I/Q paths. However, for >55dBc suppression (e.g., in stringent ACLR-compliant BTS), the device supports external calibration loops using its dedicated LO feed-through and image calibration outputs, as demonstrated on evaluation board DC729A.
LT5528EUF#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Function:
- Modulator
- LO Frequency:
- 1.3GHz ~ 2.7GHz
- RF Frequency:
- 1.5GHz ~ 2.4GHz
- P1dB:
- 7.9dBm
- Noise Floor:
- -159.3dBm/Hz
- Output Power:
- -2.1dBm
- Current - Supply:
- 145 mA
- Voltage - Supply:
- 4.5V ~ 5.25V
- Test Frequency:
- 2GHz
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
LT5528EUF#TRPBF FAQ
1.How can I place an order for LT5528EUF#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT5528EUF#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT5528EUF#TRPBF reliable?
The price and inventory of LT5528EUF#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT5528EUF#TRPBF is usually 5 days.
3.What payment methods are accepted for LT5528EUF#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT5528EUF#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT5528EUF#TRPBF?
LT5528EUF#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT5528EUF#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT5528EUF#TRPBF?
For technical support, including LT5528EUF#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT5528EUF#TRPBF requirements.
6.How does Aetrix verify that LT5528EUF#TRPBF is sourced from the original manufacturer or authorized distributors?
All LT5528EUF#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT5528EUF#TRPBF meets industry standards.
7.What is the process for return or replacement of LT5528EUF#TRPBF?
All LT5528EUF#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LT5528EUF#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT5528EUF#TRPBF part is unused and in its original packaging.
Return procedure for LT5528EUF#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT5528EUF#TRPBF Tags

-
LTC5599IUF#TRPBF
Analog Devices Inc.

-
LTC5599IUF#PBF
Analog Devices Inc.

-
LTC5589IUF#PBF
Analog Devices Inc.

-
ADL5375-05ACPZ-R7
Analog Devices Inc.

-
ADL5385ACPZ-R7
Analog Devices Inc.

-
AD8346ARUZ-REEL7
Analog Devices Inc.

-
LTC5588IPF-1#PBF
Analog Devices Inc.

-
ADRF6755ACPZ-R7
Analog Devices Inc.

-
TRF370417IRGET
Texas Instruments

-
HMC631LP3ETR
Analog Devices Inc.

-
TRF3705IRGET
Texas Instruments

-
LTC5589IUF#TRPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

