Analog Devices Inc. LT5554IUH#TRPBF
- Part No.:
- LT5554IUH#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Video Amps and Modules
- Package:
- 32-WFQFN Exposed Pad
- Datasheet:
-
LT5554IUH#TRPBF.pdf
- Description:
- IC AMP VGA 32QFN
- Quantity:
- Payment:

- Shipping:

Inventory:4,136
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT5554IUH#TRPBF from Analog Devices (formerly Linear Technology) is a 7-bit digitally controlled variable gain amplifier (VGA) with 16 dB gain control range, 0.125 dB step resolution, 1 GHz bandwidth, and –80 dB reverse isolation at 300 MHz. It integrates a 50 Ω input attenuator and high-linearity transconductance amplifier for IF sampling receivers and differential ADC driver applications.
For engineers reviewing the LT5554IUH#TRPBF datasheet, LT5554IUH#TRPBF pinout, LT5554IUH#TRPBF application, or LT5554IUH#TRPBF equivalent, key selection criteria include OIP3 ≥46 dBm at 200 MHz, 5 ns gain settling time, 1.4 nV/√Hz input-referred noise, differential 32-pin QFN package, and support for TTL/ECL-compatible digital control with strobe synchronization.
Technical Context
The LT5554IUH#TRPBF implements a two-stage architecture: a coarse 4 dB-step input attenuator (controlled by PG5/PG6) followed by a fine 0.125 dB-step transconductance amplifier (controlled by PG0–PG4). Gain updates are synchronized via STROBE to eliminate timing skew across the seven parallel control lines.
Its open-collector outputs feature an internal 400 Ω output resistance (RO), enabling unconditional stability into reactive loads including SAW filters. Internal biasing, on-chip voltage regulation, and overdrive protection ensure robust operation across –40°C to +85°C ambient temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Control Range | 16 dB total (2 dB to 18 dB at ROUT = 50 Ω); enables precise signal-level management in dynamic RF/IF chains |
| OIP3 @ 200 MHz | 46 dBm (TYP, ROUT = 50 Ω); supports high-linearity reception of multi-tone signals without distortion compression |
| Input-Referred Noise | 1.42 nV/√Hz (GMAX –3.875 dB, FIN = 200 MHz); preserves SNR in low-level IF amplification stages |
| Gain Settling Time | 5 ns (to ±1%); allows rapid gain adaptation in burst-mode or agile frequency-hopping systems |
| Reverse Isolation | –80 dB at 300 MHz; prevents LO feedthrough and output-stage coupling into sensitive front-end circuits |
| Bandwidth | 1 GHz at all gain settings; maintains flat group delay (<30 ps variation) across wideband IF processing |
| Supply Current | 106 mA (GMAX, MODE = 5 V); optimized for power-constrained instrumentation and portable radio designs |
Pinout & Package
LT5554IUH#TRPBF is housed in a 32-lead (5 mm × 5 mm) plastic QFN package with exposed thermal pad (Pin 33, GND). The package supports high-density RF layout and efficient heat dissipation when the exposed pad is soldered to PCB ground plane.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| GND (Pins 1,2,7,8,10,13,15,16,19,22,25,26,28,31) | Ground reference | Multiple dedicated GND pins minimize ground impedance and improve PSRR in high-speed analog operation |
| DEC (Pins 3,6) | DC bias decoupling | Stabilizes internal virtual ground for input attenuator; requires external capacitor to preserve linearity under input imbalance |
| IN+, IN– (Pins 4,5) | Differential signal inputs | Internally biased to 2 V; 50 Ω differential input impedance enables direct 50 Ω system interface without external matching |
| PG0–PG6 (Pins 12,32,30,29,27,9,11) | Digital gain control inputs | 7-bit parallel interface: PG5/PG6 control coarse 4 dB steps; PG0–PG4 control fine 0.125 dB steps (32 levels within 3.875 dB) |
| STROBE (Pin 14) | Gain update latch | Positive edge triggers synchronous capture of PGx state; eliminates skew-induced gain glitches during fast updates |
| MODE (Pin 18) | I/O coupling mode select | Selects DC-coupled (MODE ≥ VCC – 0.4 V) or AC-coupled (MODE ≤ 0.6 V) operation for PGx/STROBE inputs |
| ENB (Pin 23) | Enable/disable control | Logic-high (>3 V) enables amplifier; logic-low (≤0.6 V) shuts down supply current to <5 μA |
| OUT+, OUT– (Pins 20,21) | Differential outputs | Open-collector outputs with 400 Ω internal RO; require external choke/transformer for DC bias return path |
Key Features
| Feature | Design Value |
|---|---|
| 0.125 dB gain step resolution | Enables continuous, monotonic gain control without stair-step artifacts in precision IF gain calibration loops |
| 5 ns overdrive recovery | Restores linear operation within one RF cycle after large transient signals-critical for radar pulse detection |
| Unconditional stability into SAW filters | Eliminates need for external isolation networks or output matching, reducing BOM count and layout complexity |
| Internal power supply regulator | Rejects supply ripple and noise up to 100 kHz, maintaining OIP3 and NF performance under noisy rail conditions |
| –80 dB reverse isolation | Prevents output-stage harmonics from modulating earlier LNA or mixer stages, improving overall receiver blocking immunity |
Applications
| IF Sampling Receivers | Differential ADC Drivers |
|---|---|
Use Scenario: Wideband direct-conversion receiver digitizing 70–200 MHz IF signals with 12+ bit ADCs. IC Role / Device Role / Timing Role: Digitally programmable IF VGA conditioning signal amplitude prior to ADC sampling. Use Value: Maintains >70 dB SFDR across full gain range while enabling automatic gain control (AGC) loop response <10 μs. | Use Scenario: Driving high-speed differential ADC inputs (e.g., LTC22xx series) in test equipment and software-defined radios. IC Role / Device Role / Timing Role: Low-noise, low-distortion buffer and level shifter between baseband/IF stages and ADC frontend. Use Value: Delivers 1.4 nV/√Hz RTI noise and –88 dBc IMD3 at 200 MHz, preserving ENOB in 16-bit ADC systems. |
| VGA IF Power Amplifier | Instrumentation Signal Conditioning |
Use Scenario: Programmable gain stage in modular spectrum analyzers and vector signal analyzers operating up to 1 GHz. IC Role / Device Role / Timing Role: High-linearity IF gain block with calibrated 0.125 dB steps for traceable amplitude accuracy. Use Value: Achieves ±0.1 dB gain error over temperature and frequency, supporting metrology-grade amplitude calibration. | Use Scenario: Precision gain control in automated test equipment (ATE) channel modules requiring stable, repeatable signal scaling. IC Role / Device Role / Timing Role: Digitally reconfigurable analog front-end element for multi-channel signal acquisition systems. Use Value: 5 ns settling enables synchronized gain changes across 16+ channels without inter-channel skew or transient crosstalk. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar VGA applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5330ACPZ-R7 | 40 dB gain range, 900 MHz BW, 2.5 V to 5.5 V supply; no integrated attenuator; requires external DAC for control | Higher gain range but lower linearity (OIP3 = 41 dBm @ 200 MHz); suited for lower-frequency IF paths where 16 dB is insufficient | Select when wider dynamic range is needed and external control circuitry is acceptable |
| HMC624LP4E | 6-bit VGA, 0.5 dB steps, 2.5 GHz BW, GaAs process; higher P1dB (+24 dBm), but higher noise (2.8 nV/√Hz) | Better high-frequency performance above 500 MHz; less suitable below 100 MHz due to degraded NF and gain flatness | Select for broadband microwave IF stages (400–2000 MHz) where speed outweighs noise sensitivity |
Compared with ADL5330ACPZ-R7 and HMC624LP4E, the LT5554IUH#TRPBF offers superior noise performance (1.4 nV/√Hz), finer gain resolution (0.125 dB), and integrated digital control-making it optimal for precision IF sampling and metrology-grade instrumentation where amplitude fidelity and repeatability are critical.
Availability
LT5554IUH#TRPBF is available at Aetrix Electronics and suitable for IF sampling receivers, differential ADC drivers, and instrumentation signal conditioning requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LT5554IUH#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving communications, industrial, automotive, and healthcare markets.
The LT5554IUH#TRPBF belongs to ADI's high-linearity RF VGA product line, designed specifically for demanding IF signal chain applications requiring ultra-low distortion, fast gain agility, and precise amplitude control in test & measurement and wireless infrastructure systems.
FAQ
What is the maximum gain and gain control range of the LT5554IUH#TRPBF?
The LT5554IUH#TRPBF provides a maximum voltage gain of 19.7 dB and a total gain control range of 16 dB (from 2 dB to 18 dB at ROUT = 50 Ω). Its 7-bit architecture delivers 128 discrete gain states with 0.125 dB fine steps and 4 dB coarse steps, enabling highly granular amplitude adjustment across its 1 GHz bandwidth. This makes the LT5554IUH#TRPBF ideal for closed-loop AGC systems requiring sub-dB resolution.
How does the STROBE input function in the LT5554IUH#TRPBF?
The STROBE input on the LT5554IUH#TRPBF synchronizes updates to the 7-bit gain control word (PG0–PG6). A positive transition on STROBE latches the current PGx states, eliminating timing skew between bits and preventing transient gain glitches. In transparent mode (STROBE high), gain changes occur asynchronously; in latch mode (STROBE low), gain remains stable regardless of PGx transitions. This ensures deterministic, jitter-free gain switching critical for time-sensitive IF processing in the LT5554IUH#TRPBF.
What is the recommended output interface configuration for the LT5554IUH#TRPBF?
The LT5554IUH#TRPBF features open-collector differential outputs (OUT+, OUT–) with an internal 400 Ω output resistance (RO). It requires external DC bias return via a center-tapped transformer or choke inductor tied to VCCO (5–6 V). This configuration maintains optimal linearity and reverse isolation while allowing flexible termination into 50 Ω or 100 Ω loads. Incorrect termination-such as direct 50 Ω resistive loading without DC return-degrades OIP3 and causes gain compression in the LT5554IUH#TRPBF.
Does the LT5554IUH#TRPBF support both AC- and DC-coupled digital control inputs?
Yes, the LT5554IUH#TRPBF supports both AC- and DC-coupled operation for its PGx and STROBE inputs, selected via the MODE pin. When MODE ≥ VCC – 0.4 V, inputs accept standard TTL/ECL logic levels (VIH = 2.2 V, VIL = 0.6 V). When MODE ≤ 0.6 V, inputs operate in AC-coupled mode, accepting 0.6 VP-P minimum pulses with fast edges (<5 ns rise/fall). This dual-mode flexibility allows seamless integration with FPGA, ASIC, or legacy logic families without level-shifting components in the LT5554IUH#TRPBF design.
What thermal management considerations apply to the LT5554IUH#TRPBF?
The LT5554IUH#TRPBF uses a 32-lead QFN package with an exposed thermal pad (Pin 33) that must be soldered to the PCB ground plane. With θJA = 34°C/W and θJC = 3°C/W, proper thermal vias and copper area under the pad are essential to maintain junction temperature ≤125°C at full load (106 mA ICC). Operating above +85°C ambient or neglecting pad soldering risks gain drift, increased noise, and accelerated parametric shift-particularly in high-reliability instrumentation using the LT5554IUH#TRPBF.
LT5554IUH#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Package/Case:
- 32-WFQFN Exposed Pad
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Applications:
- Variable Gain (VGA)
- Output Type:
- -
- Number of Circuits:
- 1
- -3db Bandwidth:
- 1 GHz
- Slew Rate:
- -
- Current - Supply:
- 200 mA
- Current - Output / Channel:
- -
- Voltage - Supply, Single/Dual (±):
- 4.75V ~ 5.25V
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 32-QFN (5x5)
LT5554IUH#TRPBF FAQ
1.How can I place an order for LT5554IUH#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT5554IUH#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT5554IUH#TRPBF reliable?
The price and inventory of LT5554IUH#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT5554IUH#TRPBF is usually 5 days.
3.What payment methods are accepted for LT5554IUH#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT5554IUH#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT5554IUH#TRPBF?
LT5554IUH#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT5554IUH#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT5554IUH#TRPBF?
For technical support, including LT5554IUH#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT5554IUH#TRPBF requirements.
6.How does Aetrix verify that LT5554IUH#TRPBF is sourced from the original manufacturer or authorized distributors?
All LT5554IUH#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT5554IUH#TRPBF meets industry standards.
7.What is the process for return or replacement of LT5554IUH#TRPBF?
All LT5554IUH#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LT5554IUH#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT5554IUH#TRPBF part is unused and in its original packaging.
Return procedure for LT5554IUH#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT5554IUH#TRPBF Tags

-
LT6552CS8#PBF
Analog Devices Inc.

-
LT6205IS5#TRPBF
Analog Devices Inc.

-
LT6206IMS8#TRPBF
Analog Devices Inc.

-
LT6552CDD#PBF
Analog Devices Inc.

-
LT6552IS8#PBF
Analog Devices Inc.

-
LT1252CS8#PBF
Analog Devices Inc.

-
AD818ARZ-REEL7
Analog Devices Inc.

-
MAX4310EUA+
Analog Devices Inc./Maxim Integrated

-
AD829ARZ
Analog Devices Inc.

-
AD810ARZ
Analog Devices Inc.
-
MAX4310ESA+
Analog Devices Inc./Maxim Integrated
-
MAX4313ESA+
Analog Devices Inc./Maxim Integrated
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
