Analog Devices Inc. LT5568-2EUF#PBF
- Part No.:
- LT5568-2EUF#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Modulators
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
LT5568-2EUF#PBF.pdf
- Description:
- RF MODULATR 700MHZ-1.05GHZ 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:2,096
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT5568-2EUF#PBF from Analog Devices (formerly Linear Technology) is a high-linearity direct-conversion I/Q modulator for cellular infrastructure transmitters operating from 700MHz to 1050MHz. It delivers +22.9dBm OIP3 at 850MHz, –46dBc image rejection, –43dBm carrier leakage, –154dBm/Hz noise floor at 5MHz offset (POUT = 4dBm), and supports W-CDMA, CDMA2000, LTE, and TD-SCDMA baseband upconversion.
For engineers reviewing the LT5568-2EUF#PBF datasheet, LT5568-2EUF#PBF pinout, LT5568-2EUF#PBF application, or LT5568-2EUF#PBF equivalent, key selection criteria include RF output linearity (OIP3/OIP2), image rejection stability across frequency, LO feedthrough suppression, baseband common-mode voltage tolerance (0.54V), and QFN-16 thermal performance with exposed pad grounding.
Technical Context
The LT5568-2EUF#PBF integrates differential voltage-to-current converters for I/Q baseband inputs (BBPI/BBMI/BBPQ/BBMQ), double-balanced upconverting mixers, an on-chip 50Ω RF balun, and a precision LO quadrature phase generator with single-ended 50Ω LO input. Its architecture enables true direct-conversion modulation without external phase-shifting networks.
It operates with 4.5V–5.25V supply, draws 80–165mA active current, features EN-controlled shutdown (50μA), and maintains <0.45° I/Q phase imbalance and <0.07dB gain imbalance across 700–1050MHz - critical for maintaining EVM in multi-carrier CDMA2000 and W-CDMA systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 700MHz–1050MHz RF output; supports PHS, GSM, EDGE, TD-SCDMA, CDMA, CDMA2000, W-CDMA |
| OIP3 | +22.9dBm at 850MHz - determines maximum clean output power before third-order distortion dominates |
| Image Rejection | –46dBc at 850MHz - directly impacts adjacent-channel interference in FDD systems |
| LO Feedthrough | –43dBm at 850MHz - sets minimum usable output power floor before carrier leakage masks signal |
| Noise Floor | –154dBm/Hz at 5MHz offset (POUT = 4dBm) - defines SNR limit for low-power wideband signals |
| Supply Current | 117mA typical at 5V - informs thermal design and LDO sizing for dense RF front-end layouts |
| Baseband Interface | DC-coupled, 50Ω single-ended inputs, 0.54V common-mode - enables direct connection to DACs without AC coupling or level shifting |
Pinout & Package
LT5568-2EUF#PBF is housed in a 16-lead 4mm × 4mm plastic QFN package with exposed thermal pad (Pin 17), requiring soldering to PCB ground plane for RF performance and thermal management.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (1) | Enable control input | Logic-high (>1V) activates modulator; logic-low (<0.5V) places device in 50μA sleep mode |
| GND (2,4,6,9,10,12,15) | Ground terminals | Pins 2/4 return LO signal; pins 10/12 return RF balun; all must connect to low-inductance ground plane |
| LO (3) | Single-ended LO input | 50Ω AC-coupled port; accepts –10dBm to +5dBm; internal buffer drives quadrature generators |
| BBPQ/BBMQ (5,7) | Q-channel baseband inputs | Differential pair biased at 0.54V; 50Ω input impedance; DC-coupled interface to DAC outputs |
| VCC (8,13) | Power supply | 4.5V–5.25V; dual pins internally connected; requires local 0.1μF decoupling per pin |
| RF (11) | Single-ended RF output | 50Ω AC-coupled port; on-chip balun converts mixer outputs to 50Ω; requires external coupling cap for P1dB measurement |
| BBPI/BBMI (14,16) | I-channel baseband inputs | Differential pair biased at 0.54V; identical electrical behavior to BBPQ/BBMQ; matched layout critical for I/Q balance |
| Exposed Pad (17) | Thermal & electrical ground | Mandatory solder connection to PCB ground; provides primary heat path and RF reference for internal balun |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LO quadrature generator | Eliminates need for external 90° hybrid coupler or polyphase filter, reducing BOM count and board area |
| DC-coupled 50Ω baseband interface | Enables direct connection to current-output DACs without level-shifting circuitry or AC coupling caps |
| On-chip RF balun | Provides 50Ω single-ended output from differential mixer outputs, removing external transformer requirement |
| Low I/Q phase/gain imbalance | 0.45° phase and 0.07dB gain mismatch ensures <–46dBc image rejection across full 700–1050MHz band |
| Enable-controlled shutdown | Reduces supply current to 50μA; fast 0.3μs turn-on/1.4μs turn-off supports TDD burst-mode operation |
Applications
| Cellular Base Station Transmitter | CDMA2000 Multi-Carrier Uplink |
|---|---|
Use Scenario: Transmit path in macrocell BTS supporting 3-carrier CDMA2000 in 850MHz band. IC Role / Device Role / Timing Role: Direct I/Q modulator converting baseband I/Q DAC outputs to RF carrier; replaces discrete mixer + LO splitter + balun chain. Use Value: Achieves –71.4dBc 3-ch ACPR at 850MHz, enabling compliance with IS-2000 spectral mask without post-modulation filtering. | Use Scenario: Small-cell femtocell with dynamic carrier allocation across 700–1050MHz bands. IC Role / Device Role / Timing Role: High-dynamic-range modulator handling variable baseband bandwidth (up to 380MHz) and rapid LO frequency hopping. Use Value: Maintains >+22dBm OIP3 and <0.5° I/Q phase error across temperature (–40°C to +85°C), ensuring consistent EVM under thermal stress. |
| W-CDMA Node B Uplink | RFID Reader Transmitter |
Use Scenario: 5MHz channel W-CDMA uplink in urban microcell deployment with stringent ACLR requirements. IC Role / Device Role / Timing Role: Final-stage modulator driving PA input; operates with –10dBm RF output to minimize PA linearity burden. Use Value: Delivers –160.3dBm/Hz noise floor (no signal) and –43dBm LO feedthrough, preserving receiver sensitivity in TDD co-location scenarios. | Use Scenario: UHF RFID reader transmitting EPC Gen2 waveforms in 902–928MHz ISM band. IC Role / Device Role / Timing Role: Low-phase-noise modulator generating precise 915MHz carrier with programmable I/Q amplitude for backscatter encoding. Use Value: Supports <1% EVM at 64-QAM-equivalent modulation via <0.07dB I/Q gain matching, enabling high-data-rate tag interrogation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar direct-conversion modulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5375-05ACPZ-R7 | Wider RF range (300–4000MHz); higher OIP3 (+27dBm); requires external LO phase splitter; no integrated balun | Better suited for multi-band SDR platforms; less optimal for fixed 700–1050MHz infrastructure due to higher noise floor (–151dBm/Hz) | Select when frequency agility beyond 1.05GHz is required and board space allows external components |
| TRF372017IRGZT | Narrower RF range (400–4400MHz); integrated PLL/VCO; lower OIP3 (+19.5dBm); 0.5V common-mode baseband bias | Targeted at integrated transceivers; lacks independent EN control; higher LO feedthrough (–35dBm) | Prefer for compact, self-contained designs where LO synthesis integration outweighs linearity trade-offs |
Compared with ADL5375-05ACPZ-R7 and TRF372017IRGZT, the LT5568-2EUF#PBF offers superior image rejection (–46dBc vs –38dBc/–40dBc) and lower noise floor in its native 700–1050MHz band, making it optimal for high-density cellular infrastructure where spectral purity is non-negotiable.
Availability
LT5568-2EUF#PBF is available at Aetrix Electronics and suitable for cellular infrastructure transmitters, CDMA2000 base stations, and W-CDMA Node B equipment requiring stable component supply, long-term lifecycle support, and traceable sourcing for Class B RF applications.
Supply support for LT5568-2EUF#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and RF ICs, formed through the acquisition of Linear Technology in 2017.
The LT5568-2EUF#PBF belongs to ADI's high-linearity RF modulator product line, engineered specifically for cellular infrastructure transmitters demanding ultra-low distortion, precise I/Q balance, and robust thermal performance in continuous-duty base station environments.
FAQ
What is the recommended LO input power for optimal performance of the LT5568-2EUF#PBF?
The LT5568-2EUF#PBF achieves best linearity and noise performance at 0dBm LO input power. At –5dBm, image rejection improves slightly but noise floor degrades by 1.5dB at POUT = 4dBm; at +5dBm, LO feedthrough increases with no OIP3 gain. The datasheet specifies –10dBm to +5dBm operational range, with 0dBm as the design center point for LT5568-2EUF#PBF.
How does the LT5568-2EUF#PBF handle baseband common-mode voltage, and why is it critical?
The LT5568-2EUF#PBF internally biases all four baseband inputs (BBPI/BBMI/BBPQ/BBMQ) to 0.54V DC. Driving these pins with mismatched common-mode voltage causes severe even-order distortion and degraded OIP2. DAC sources must be configured for 0.27V common-mode if using standard 50Ω source termination, because the LT5568-2EUF#PBF's internal bias forms a 2:1 voltage divider - correct biasing is essential for achieving the specified –46dBc image rejection and +22.9dBm OIP3.
Can the LT5568-2EUF#PBF be used as an image-reject upconverting mixer, and what configuration is required?
Yes, the LT5568-2EUF#PBF can operate as an image-reject upconverting mixer by applying 90° phase-shifted signals to the I and Q baseband inputs instead of differential I/Q data. This exploits the same quadrature architecture used in direct modulation mode. The internal LO quadrature generator remains active, and the RF output contains only the desired sideband - confirmed by –46dBc image rejection at 850MHz. No hardware reconfiguration is needed; only the baseband signal phasing changes.
What is the role of the exposed thermal pad (Pin 17) on the LT5568-2EUF#PBF, and how must it be implemented?
The exposed pad (Pin 17) on the LT5568-2EUF#PBF serves as both primary thermal dissipation path and RF ground reference for the on-chip balun. It must be soldered to a solid copper ground plane using ≥6 thermal vias (0.3mm diameter) spaced ≤2mm apart. Inadequate pad connection degrades RF output return loss (S22), increases junction temperature beyond 125°C max, and reduces image rejection by up to 8dB - all verified in LT5568-2EUF#PBF evaluation board testing (DC966A).
Does the LT5568-2EUF#PBF support DC-coupled baseband inputs, and what are the design implications?
Yes, the LT5568-2EUF#PBF supports true DC-coupled baseband inputs with 50Ω single-ended impedance and 0.54V internal common-mode bias. This eliminates AC coupling capacitors and level-shifting circuitry, reducing component count and phase skew. However, DAC output common-mode must be precisely set (0.27V for 50Ω sources) to avoid I/Q imbalance; any DC offset >±20mV degrades image rejection below –40dBc - a critical constraint explicitly validated in LT5568-2EUF#PBF characterization data.
LT5568-2EUF#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Function:
- Modulator
- LO Frequency:
- 550MHz ~ 1.25GHz
- RF Frequency:
- 700MHz ~ 1.05GHz
- P1dB:
- 8.3dBm
- Noise Floor:
- -160.3dBm/Hz
- Output Power:
- -2.8dBm
- Current - Supply:
- 165 mA
- Voltage - Supply:
- 4.5V ~ 5.25V
- Test Frequency:
- 850MHz
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
LT5568-2EUF#PBF FAQ
1.How can I place an order for LT5568-2EUF#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT5568-2EUF#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT5568-2EUF#PBF reliable?
The price and inventory of LT5568-2EUF#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT5568-2EUF#PBF is usually 5 days.
3.What payment methods are accepted for LT5568-2EUF#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT5568-2EUF#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT5568-2EUF#PBF?
LT5568-2EUF#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT5568-2EUF#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT5568-2EUF#PBF?
For technical support, including LT5568-2EUF#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT5568-2EUF#PBF requirements.
6.How does Aetrix verify that LT5568-2EUF#PBF is sourced from the original manufacturer or authorized distributors?
All LT5568-2EUF#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT5568-2EUF#PBF meets industry standards.
7.What is the process for return or replacement of LT5568-2EUF#PBF?
All LT5568-2EUF#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT5568-2EUF#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT5568-2EUF#PBF part is unused and in its original packaging.
Return procedure for LT5568-2EUF#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT5568-2EUF#PBF Tags

-
LTC5599IUF#TRPBF
Analog Devices Inc.

-
LTC5599IUF#PBF
Analog Devices Inc.

-
LTC5589IUF#PBF
Analog Devices Inc.

-
ADL5375-05ACPZ-R7
Analog Devices Inc.

-
ADL5385ACPZ-R7
Analog Devices Inc.

-
AD8346ARUZ-REEL7
Analog Devices Inc.

-
LTC5588IPF-1#PBF
Analog Devices Inc.

-
ADRF6755ACPZ-R7
Analog Devices Inc.

-
TRF370417IRGET
Texas Instruments

-
HMC631LP3ETR
Analog Devices Inc.

-
TRF3705IRGET
Texas Instruments

-
LTC5589IUF#TRPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

