Analog Devices Inc. LT5568-2EUF#TRPBF
- Part No.:
- LT5568-2EUF#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- RF Modulators
- Package:
- 16-WQFN Exposed Pad
- Datasheet:
-
LT5568-2EUF#TRPBF.pdf
- Description:
- RF MODULATR 700MHZ-1.05GHZ 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:1,991
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT5568-2EUF#TRPBF from Analog Devices (formerly Linear Technology) is a high-linearity direct quadrature I/Q modulator for cellular infrastructure transmitters operating from 700MHz to 1050MHz. It delivers +22.9dBm OIP3 at 850MHz, –46dBc image rejection, –43dBm carrier leakage, –154dBm/Hz noise floor at 5MHz offset (POUT = 4dBm), and supports W-CDMA, CDMA2000, LTE, and TD-SCDMA base station uplink paths.
For engineers reviewing the LT5568-2EUF#TRPBF datasheet, LT5568-2EUF#TRPBF pinout, LT5568-2EUF#TRPBF application, or LT5568-2EUF#TRPBF equivalent, key selection criteria include RF output linearity (OIP3/OIP2), image rejection stability across LO frequency, baseband input common-mode voltage tolerance (0.54V), enable-controlled power-down (50μA sleep current), and 16-lead 4mm × 4mm QFN package thermal performance (θJA = 37°C/W).
Technical Context
The LT5568-2EUF#TRPBF integrates differential voltage-to-current converters for I/Q baseband inputs (BBPI/BBMI/BBPQ/BBMQ), double-balanced up-conversion mixers, an on-chip 50Ω RF balun, and a precision LO quadrature phase generator with integrated buffer. Its architecture enables true direct-conversion modulation without external phase-shifting components.
LO path operation is fully self-contained: single-ended 50Ω AC-coupled LO input (–10dBm to +5dBm) drives internal quadrature splitters that deliver matched in-phase and 90°-shifted signals to both mixers. Baseband interface requires DC-coupled 0.54V common-mode bias and differential drive to suppress even-order distortion and maintain >63dBm OIP2.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 700MHz–1050MHz RF output; supports PHS, GSM, EDGE, TD-SCDMA, CDMA, CDMA2000, W-CDMA |
| OIP3 | +22.9dBm at 850MHz - determines maximum clean output power before third-order intermodulation degrades adjacent channel performance |
| Image Rejection | –46dBc at 850MHz - defines suppression of unwanted sideband without external calibration or nulling |
| Noise Floor | –154dBm/Hz at 5MHz offset (POUT = 4dBm) - sets minimum detectable signal level in receiver-shared front-ends |
| Supply Current | 117mA typical at 5V (ON); 50μA (sleep mode) - enables low-power standby in multi-channel BTS systems |
| Enable Response | tON = 0.3μs, tOFF = 1.4μs - supports fast TDD slot gating and dynamic power management |
| Baseband Interface | DC-coupled, 50Ω single-ended inputs per leg, 0.54V common-mode - eliminates AC coupling capacitors and simplifies DAC interfacing |
Pinout & Package
LT5568-2EUF#TRPBF uses a 16-lead 4mm × 4mm plastic QFN package (UF) with exposed thermal pad (Pin 17) requiring PCB soldering for thermal and RF grounding. Pin assignment is validated per Linear Technology datasheet DS5568F.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (1) | Enable control input | Active-high logic: ≥1V turns on full functionality; ≤0.5V places device in 50μA sleep mode |
| GND (2,4,6,9,10,12,15) | Ground terminals | Dedicated RF return paths: Pins 2/4 for LO, Pins 10/12 for RF balun, all tied internally to exposed pad (17) |
| LO (3) | Single-ended LO input | 50Ω AC-coupled port; accepts –10dBm to +5dBm; drives internal quadrature generator |
| BBPQ/BBMQ (5,7) | Q-channel baseband inputs | Differential pair biased at 0.54V; 50Ω single-ended impedance per pin; requires matched amplitude/phase drive |
| VCC (8,13) | Power supply | 4.5V–5.25V operation; dual pins reduce IR drop and improve PSRR; decouple each with 0.1μF capacitor |
| RF (11) | Single-ended RF output | 50Ω AC-coupled port; requires external series capacitor for >3dBm operation to prevent ESD diode conduction |
| BBPI/BBMI (14,16) | I-channel baseband inputs | Differential pair biased at 0.54V; identical electrical behavior to BBPQ/BBMQ; mismatch >0.07dB gain or >0.45° phase degrades image rejection |
Key Features
| Feature | Design Value |
|---|---|
| Integrated LO quadrature generator | Eliminates external 90° hybrid coupler or polyphase filter, reducing BOM count and layout sensitivity |
| On-chip RF balun | Provides 50Ω single-ended output without external transformers, enabling compact RF front-end design |
| DC-coupled baseband interface | Supports zero-IF architectures with precise 0.54V common-mode bias, removing need for level-shifting circuitry |
| High OIP2 (+63dBm) | Enables clean multi-carrier CDMA2000 transmission by suppressing second-harmonic distortion products |
| Fast enable/disable timing | 0.3μs turn-on / 1.4μs turn-off allows precise TDD slot synchronization in LTE-FDD/TDD base stations |
Applications
| Cellular Infrastructure Transmitter | CDMA2000 Multi-Carrier Base Station |
|---|---|
Use Scenario: Direct-conversion RF upconversion in macrocell BTS for 850MHz band. IC Role / Device Role / Timing Role: I/Q modulator converting baseband DAC outputs to RF carrier; replaces discrete mixer + LO splitter + balun chain. Use Value: Achieves –71.4dBc 3-carrier ACPR at 850MHz while maintaining –154dBm/Hz noise floor, enabling compliant spectral mask compliance without post-modulation filtering. | Use Scenario: High-efficiency upconverter in CDMA2000 1xRTT and EV-DO base station radios. IC Role / Device Role / Timing Role: Primary modulation stage accepting differential I/Q from dual DACs; LO synchronized to VCO/synthesizer. Use Value: Delivers +22.9dBm OIP3 and –46dBc image rejection across 700–1050MHz, supporting 3-carrier operation with <0.5dB gain/phase imbalance impact on ACLR. |
| TD-SCDMA Transmit Chain | W-CDMA Node B Uplink Modulator |
Use Scenario: Time-division duplex uplink signal generation in Chinese 3G infrastructure. IC Role / Device Role / Timing Role: Direct quadrature modulator driven by FPGA-synchronized I/Q streams; EN pin gated per timeslot. Use Value: Fast 0.3μs enable response ensures no LO leakage during guard periods; –43dBm carrier feedthrough prevents desensitization of adjacent receivers. | Use Scenario: Uplink signal synthesis in W-CDMA Node B equipment operating at 2110–2170MHz (using external LO doubler). IC Role / Device Role / Timing Role: Core RF modulator in wideband transmit path; interfaces with high-speed DACs and analog filters. Use Value: 380MHz baseband bandwidth supports 5MHz W-CDMA channels; –160.3dBm/Hz noise floor (no RF) preserves EVM under low-output conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar direct-conversion modulator applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADL5375-05ACPZ-R7 | Wider RF range (300–4000MHz); higher OIP3 (+27dBm); requires external LO phase splitter; 24-lead LFCSP | Better suited for multi-band small cells and repeaters; not pin-compatible; needs redesign of LO distribution network | Select when broader frequency coverage or higher linearity is required; verify LO drive level compatibility (0dBm vs –1dBm spec) |
| TRF3705IRGZT | Narrower RF range (700–1000MHz); lower OIP3 (+19.5dBm); integrated LO buffer only (no quadrature generator); 24-lead QFN | Lower-cost option for less demanding CDMA/EV-DO deployments; requires external 90° hybrid; higher noise floor (–150dBm/Hz) | Choose for cost-sensitive macrocell upgrades where –71.4dBc ACPR margin is sufficient and external phase splitting is acceptable |
Compared with ADL5375-05ACPZ-R7 and TRF3705IRGZT, the LT5568-2EUF#TRPBF uniquely integrates the LO quadrature generator and RF balun in a compact 4mm × 4mm QFN, delivering optimal balance of integration, linearity (+22.9dBm OIP3), and image rejection (–46dBc) for 700–1050MHz infrastructure transmitters.
Availability
LT5568-2EUF#TRPBF is available at Aetrix Electronics and suitable for cellular infrastructure transmitters, CDMA2000 base stations, and TD-SCDMA radio units requiring stable component supply, long-term lifecycle support, and traceable sourcing for telecom OEMs.
Supply support for LT5568-2EUF#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and RF ICs for communications, industrial, and automotive markets.
The LT5568 product line was designed specifically for high-linearity, direct-conversion wireless infrastructure transmitters-emphasizing image rejection, wide dynamic range, and integration of critical RF functions into a single QFN package.
FAQ
What is the recommended LO input power for optimal performance of the LT5568-2EUF#TRPBF?
The LT5568-2EUF#TRPBF achieves best linearity and noise performance at 0dBm LO input power. Lower LO power (e.g., –5dBm) improves image rejection but degrades noise floor by ~1.5dB at POUT = 4dBm. Higher LO power (e.g., +5dBm) increases carrier leakage without improving OIP3 or gain, so 0dBm is the design target specified in the datasheet for LT5568-2EUF#TRPBF characterization.
Does the LT5568-2EUF#TRPBF require external filtering on its baseband inputs?
Yes, the LT5568-2EUF#TRPBF requires external reconstruction filtering between the DAC and baseband inputs to suppress DAC images and harmonics. The internal baseband RC filter (25Ω + 12pF) provides only ~330MHz –1dB bandwidth; for W-CDMA or LTE, a 5th-order passive ladder filter (as shown in Figure 3 of the LT5568-2EUF#TRPBF datasheet) is recommended to meet spectral mask requirements before the LT5568-2EUF#TRPBF input stage.
How does the LT5568-2EUF#TRPBF handle DC offset and I/Q imbalance in practical designs?
The LT5568-2EUF#TRPBF has inherent tolerance to moderate I/Q gain/phase errors (0.07dB/0.45° typical), but system-level DC offset must be managed externally. Baseband DACs must be calibrated to match differential amplitudes and common-mode voltage (0.54V) precisely; mismatch directly impacts LO feedthrough (–43dBm typ.) and image rejection. The LT5568-2EUF#TRPBF itself does not include digital calibration or trimming circuits.
Can the LT5568-2EUF#TRPBF be used outside its specified 700–1050MHz RF range?
The LT5568-2EUF#TRPBF is characterized and guaranteed for 700–1050MHz RF operation. While usable down to 600MHz or up to 1200MHz per absolute max ratings, image rejection degrades significantly beyond 1050MHz due to quadrature phase error in the internal LO splitter, and conversion gain drops outside the specified band. For reliable performance, LT5568-2EUF#TRPBF should be operated strictly within 700–1050MHz unless validated per application-specific testing.
What is the role of the exposed thermal pad (Pin 17) on the LT5568-2EUF#TRPBF package?
The exposed thermal pad (Pin 17) on the LT5568-2EUF#TRPBF is electrically connected to ground and serves dual purposes: it provides critical RF grounding for all internal GND pins (2,4,6,9,10,12,15) and acts as the primary thermal dissipation path. Per Linear Technology's layout guidelines, this pad must be soldered to a large PCB copper pour with multiple thermal vias to minimize θJA (37°C/W) and prevent junction temperature exceedance during continuous 117mA operation.
LT5568-2EUF#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WQFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Function:
- Modulator
- LO Frequency:
- 550MHz ~ 1.25GHz
- RF Frequency:
- 700MHz ~ 1.05GHz
- P1dB:
- 8.3dBm
- Noise Floor:
- -160.3dBm/Hz
- Output Power:
- -2.8dBm
- Current - Supply:
- 165 mA
- Voltage - Supply:
- 4.5V ~ 5.25V
- Test Frequency:
- 850MHz
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-QFN (4x4)
LT5568-2EUF#TRPBF FAQ
1.How can I place an order for LT5568-2EUF#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT5568-2EUF#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT5568-2EUF#TRPBF reliable?
The price and inventory of LT5568-2EUF#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT5568-2EUF#TRPBF is usually 5 days.
3.What payment methods are accepted for LT5568-2EUF#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT5568-2EUF#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT5568-2EUF#TRPBF?
LT5568-2EUF#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT5568-2EUF#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT5568-2EUF#TRPBF?
For technical support, including LT5568-2EUF#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT5568-2EUF#TRPBF requirements.
6.How does Aetrix verify that LT5568-2EUF#TRPBF is sourced from the original manufacturer or authorized distributors?
All LT5568-2EUF#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT5568-2EUF#TRPBF meets industry standards.
7.What is the process for return or replacement of LT5568-2EUF#TRPBF?
All LT5568-2EUF#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LT5568-2EUF#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT5568-2EUF#TRPBF part is unused and in its original packaging.
Return procedure for LT5568-2EUF#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT5568-2EUF#TRPBF Tags

-
LTC5599IUF#TRPBF
Analog Devices Inc.

-
LTC5599IUF#PBF
Analog Devices Inc.

-
LTC5589IUF#PBF
Analog Devices Inc.

-
ADL5375-05ACPZ-R7
Analog Devices Inc.

-
ADL5385ACPZ-R7
Analog Devices Inc.

-
AD8346ARUZ-REEL7
Analog Devices Inc.

-
LTC5588IPF-1#PBF
Analog Devices Inc.

-
ADRF6755ACPZ-R7
Analog Devices Inc.

-
TRF370417IRGET
Texas Instruments

-
HMC631LP3ETR
Analog Devices Inc.

-
TRF3705IRGET
Texas Instruments

-
LTC5589IUF#TRPBF
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

