Analog Devices Inc. LT6010CDD#PBF
- Part No.:
- LT6010CDD#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
LT6010CDD#PBF.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 8DFN
- Quantity:
- Payment:

- Shipping:

Inventory:222
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT6010CDD#PBF from Analog Devices (formerly Linear Technology) is a single, rail-to-rail output precision operational amplifier optimized for low-noise, low-input-bias-current, and ultra-low-power applications. It delivers 35µV max input offset voltage, 110pA max input bias current, 135µA supply current at 5V, 14nV/√Hz input voltage noise, and operates from 2.7V to ±18V supplies - ideal for thermocouple amplification and battery-powered instrumentation.
For engineers reviewing the LT6010CDD#PBF datasheet, LT6010CDD#PBF pinout, LT6010CDD#PBF application, or LT6010CDD#PBF equivalent, key selection considerations include its DFN-8 (3mm × 3mm) package, shutdown functionality (12µA quiescent), –40°C to 85°C industrial temperature range, and verified performance in high-impedance sensor interfaces requiring sub-100µV offset stability.
Technical Context
The LT6010CDD#PBF employs a proprietary input stage with on-chip bias current cancellation, enabling stable picoamp-level input bias currents across temperature. Its internal trimming ensures ≤35µV initial offset and ≤0.8µV/°C drift over the full operating range, supporting long-term accuracy in precision measurement circuits.
It integrates a dedicated SHDN pin that disables the amplifier core while maintaining input continuity, reducing supply current to 12µA without disconnecting inputs - a critical feature for power-gated sensor front-ends where signal path integrity must persist during sleep states.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | Max 35µV at 0°C to 70°C - enables direct DC-coupled measurement of µV-level thermocouple outputs without nulling circuitry. |
| Input Bias Current | Max ±110pA - preserves gain accuracy with >10MΩ feedback networks in photodiode transimpedance amplifiers. |
| Supply Current | 135µA typical at 5V - supports multi-year operation on coin-cell batteries in portable precision systems. |
| Input Voltage Noise | 14nV/√Hz at 1kHz - dominates system noise only when source impedance <20kΩ, making it optimal for medium-impedance sensors. |
| Rail-to-Rail Output Swing | Within 40mV of either rail at no load - maximizes dynamic range in single-supply 3.3V or dual-supply ±5V systems. |
| Shutdown Current | 12µA - reduces power by >90% while retaining input connectivity for fast wake-up in duty-cycled data acquisition. |
| Common-Mode Range | V– + 1V to V+ – 1.2V - defines usable input voltage window; does not support true rail-to-rail input operation. |
Pinout & Package
LT6010CDD#PBF is housed in an 8-lead 3mm × 3mm plastic DFN package with exposed thermal pad internally connected to V–. The package supports fine-pitch PCB layout and enhanced thermal dissipation (θJA = 160°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1, 5 | NULL | No internal connection; electrically isolated - may be left floating or tied to ground for mechanical stability. |
| 2 | –IN | Inverting input terminal; high-impedance node requiring guarded layout to prevent leakage-induced offset errors. |
| 3 | +IN | Non-inverting input terminal; matched to –IN for common-mode rejection; sensitive to thermocouple EMF from PCB copper gradients. |
| 4 | V– | Negative supply rail; also connects to exposed thermal pad - must be solidly plane-connected for thermal and noise performance. |
| 6 | V+ | Positive supply rail; decoupling capacitor (≥0.1µF) required within 2mm for stable high-frequency PSRR. |
| 7 | OUT | Amplifier output; capable of sourcing/sinking ≥10mA; rail-to-rail swing limited by load current and temperature. |
| 8 | SHDN | Active-low shutdown control; pulled ≤0.2V above V– to enable; ≥2V above V– to disable - internal 85kΩ pull-down aids default-on behavior. |
Key Features
| Feature | Design Value |
|---|---|
| Trimmed Input Offset | ≤35µV max (0°C–70°C) - eliminates need for external nulling in most precision DC applications. |
| Picoamp Input Bias | ≤±110pA max - maintains accuracy with high-value feedback resistors (>100kΩ) and high-Z sensors like RTDs or photodiodes. |
| Rail-to-Rail Output | Swings to within 40mV of V+ or V– at no load - delivers full-scale output headroom in low-voltage single-supply systems (e.g., 3.3V ADC interfaces). |
| Low-Power Shutdown | Reduces IQ to 12µA while preserving input continuity - enables rapid wake-up without re-establishing bias conditions. |
| Wide Supply Range | Operates from 2.7V single supply up to ±18V dual supply - simplifies design reuse across portable, industrial, and test equipment platforms. |
Applications
| Thermocouple Amplification | Precision Photodiode Sensing |
|---|---|
Use Scenario: Amplifying µV-level Seebeck voltage from Type-K thermocouples in industrial process monitoring. IC Role / Device Role / Timing Role: Primary DC-coupled gain stage with cold-junction compensation interface. Use Value: 35µV max VOS and 0.8µV/°C drift ensure <±0.5°C measurement error over –40°C to 85°C ambient without calibration. | Use Scenario: Transimpedance amplification of nanoamp photocurrents from UV/IR photodiodes in spectrophotometers. IC Role / Device Role / Timing Role: Low-noise, low-bias-current TIA front-end with 14nV/√Hz noise density and pA-level input current. Use Value: 110pA max IB prevents gain error in 1MΩ–100MΩ feedback configurations; 135µA IQ enables continuous low-power optical sensing. |
| Instrumentation Amplifier Front-End | Battery-Powered Precision Data Loggers |
Use Scenario: Buffering high-impedance Wheatstone bridge outputs (e.g., strain gauges) before differential ADC digitization. IC Role / Device Role / Timing Role: Unity-gain buffer isolating bridge from ADC input capacitance and providing common-mode level shift. Use Value: Rail-to-rail output swing preserves full bridge dynamic range into 3.3V SAR ADCs; 120dB min CMRR rejects supply ripple and EMI. | Use Scenario: Signal conditioning in handheld multimeters or environmental sensors powered by CR2032 coin cells. IC Role / Device Role / Timing Role: Low-drift, low-power analog front-end for multiplexed sensor channels with periodic wake-up. Use Value: 12µA shutdown current extends battery life to >5 years; 135µA active current supports 1ksps sampling with microcontroller-triggered wake-up. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA333AIDBVR | Zero-drift architecture; 0.1µV/°C max drift vs. LT6010CDD#PBF's 0.8µV/°C; higher 17µA supply current; no shutdown pin. | Better long-term drift stability but lacks power-gating capability; unsuitable for duty-cycled systems requiring sub-µA sleep. | Select OPA333AIDBVR when absolute drift over time is critical and continuous operation is acceptable. |
| LTC2050HS5#TRMPBF | Chopper-stabilized; 0.5µV max VOS, 0.03µV/°C drift; 1.1mA supply current; SOT-23-5 package; no shutdown. | Superior initial offset and drift, but 8× higher quiescent current limits use in battery-powered designs. | Select LTC2050HS5#TRMPBF for ultra-high-DC-accuracy lab-grade instruments where power is not constrained. |
Compared with OPA333AIDBVR and LTC2050HS5#TRMPBF, the LT6010CDD#PBF uniquely balances ultra-low bias current (110pA), rail-to-rail output, integrated shutdown, and DFN packaging - making it the only option among the three suitable for portable, high-impedance, low-power sensor interfaces requiring both precision and energy efficiency.
Availability
LT6010CDD#PBF is available at Aetrix Electronics and suitable for thermocouple amplification, precision photodiode sensing, and battery-powered data loggers requiring stable component supply across extended production lifecycles.
Supply support for LT6010CDD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies.
The LT6010 product line was designed specifically for precision DC-coupled signal conditioning in resource-constrained environments - emphasizing low input bias current, rail-to-rail output, and micropower operation without sacrificing offset or noise performance.
FAQ
What is the maximum input common-mode voltage range for LT6010CDD#PBF?
The LT6010CDD#PBF input common-mode voltage range is specified as V– + 1V to V+ – 1.2V under guaranteed conditions. For example, with ±5V supplies, the valid input range is –4V to +3.8V. Exceeding this range causes gain collapse but no phase reversal. This limitation is inherent to its bipolar input stage and must be respected in non-inverting configurations where input voltage tracks output swing.
Does LT6010CDD#PBF support true rail-to-rail input operation?
No, the LT6010CDD#PBF does not support rail-to-rail input operation. Its input stage is limited to V– + 1V to V+ – 1.2V, as confirmed in the Electrical Characteristics table and Applications Information section. While its output swings rail-to-rail, the input common-mode range excludes the supply rails - making it unsuitable for applications requiring input signals near V+ or V– without level-shifting circuitry.
How does the shutdown function behave in LT6010CDD#PBF regarding input isolation?
The LT6010CDD#PBF shutdown function reduces supply current to ~12µA but does not isolate the inputs from the output or internal nodes. The –IN and +IN terminals remain electrically connected to the internal amplifier core even in shutdown mode. Therefore, LT6010CDD#PBF cannot be used for analog multiplexing or signal blocking - it is intended solely for power conservation while preserving signal path readiness for fast wake-up.
What is the recommended PCB layout practice for minimizing thermocouple-induced offset in LT6010CDD#PBF circuits?
To minimize thermocouple-induced offset in LT6010CDD#PBF circuits, keep +IN and –IN traces short, symmetrical, and routed close together on the same PCB layer - avoiding vias or dissimilar metal junctions near the inputs. Place the device away from heat sources (e.g., regulators, power inductors), and use a guard ring around both inputs tied to the common-mode voltage. These practices mitigate thermal gradients that generate µV-level parasitic voltages, preserving the amplifier's specified 35µV offset performance.
Can LT6010CDD#PBF drive capacitive loads, and what is the maximum stable value?
Yes, the LT6010CDD#PBF can drive capacitive loads up to 500pF in unity-gain configuration, as verified in the Typical Performance Characteristics. Stability improves with increasing closed-loop gain; for gains ≥10, it supports >1nF loads. When driving >500pF, adding a small series resistor (10–50Ω) between the output and load restores phase margin without degrading DC accuracy - a technique validated in the Capacitive Loads application note section.
LT6010CDD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 0.11V/µs
- Gain Bandwidth Product:
- 350 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 4 nA
- Voltage - Input Offset:
- 30 µV
- Current - Supply:
- 260µA
- Current - Output / Channel:
- 20 mA
- Voltage - Supply Span (Min):
- 2.7 V
- Voltage - Supply Span (Max):
- 36 V
- Operating Temperature:
- 0°C ~ 70°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (3x3)
LT6010CDD#PBF FAQ
1.How can I place an order for LT6010CDD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT6010CDD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT6010CDD#PBF reliable?
The price and inventory of LT6010CDD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT6010CDD#PBF is usually 5 days.
3.What payment methods are accepted for LT6010CDD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT6010CDD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT6010CDD#PBF?
LT6010CDD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT6010CDD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT6010CDD#PBF?
For technical support, including LT6010CDD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT6010CDD#PBF requirements.
6.How does Aetrix verify that LT6010CDD#PBF is sourced from the original manufacturer or authorized distributors?
All LT6010CDD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT6010CDD#PBF meets industry standards.
7.What is the process for return or replacement of LT6010CDD#PBF?
All LT6010CDD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT6010CDD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT6010CDD#PBF part is unused and in its original packaging.
Return procedure for LT6010CDD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT6010CDD#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

