Analog Devices Inc. LT6018IDE#PBF
- Part No.:
- LT6018IDE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 10-WFQFN Exposed Pad
- Datasheet:
-
LT6018IDE#PBF.pdf
- Description:
- IC OPAMP GP 1 CIRCUIT 12DFN
- Quantity:
- Payment:

- Shipping:

Inventory:135
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT6018IDE#PBF from Analog Devices (formerly Linear Technology) is a 33V ultralow-noise precision operational amplifier in a 12-lead 4mm × 3mm DFN package with exposed pad. It delivers 30nVP-P 0.1Hz–10Hz noise, 50µV max input offset voltage, 0.5µV/°C max drift, 124dB min CMRR, and 30V/µs slew rate - enabling high-fidelity signal conditioning in precision data acquisition systems.
For engineers reviewing the LT6018IDE#PBF datasheet, LT6018IDE#PBF pinout, LT6018IDE#PBF application, or LT6018IDE#PBF equivalent, key selection criteria include its shutdown-enabled low-power operation (6.2µA), rail-to-rail output swing capability, ±15V dual-supply compatibility, and robust 4.5kV HBM ESD tolerance for industrial sensor front-ends and ADC driver stages.
Technical Context
The LT6018IDE#PBF employs a proprietary input stage with series Zener diode protection-eliminating conventional clamping diodes-to maintain ultralow input bias current under transient overvoltage conditions while preserving 1/f noise performance. Its enable pin references DGND, allowing flexible interface with single- or split-supply logic across its full –40°C to 85°C operating range.
DC precision is sustained via a high-open-loop-gain architecture (132dB min AVOL) and common-mode rejection maintained over V– + 3V to V+ – 3V input range. The device achieves 16-bit settling (0.0015%) in 1.2µs with 2kΩ load and 100pF capacitance, supporting fast multiplexed sampling without gain error degradation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Noise (0.1–10Hz) | 30nVP-P - enables sub-16-bit resolution in DC-coupled sensor interfaces without 1/f noise corruption |
| Input Offset Voltage (max) | 70µV - ensures ≤0.001% gain error in 10V full-scale precision instrumentation amplifiers |
| Offset Drift (max) | 0.5µV/°C - guarantees <1µV total drift over 85°C industrial temperature span |
| CMRR (min) | 124dB - rejects >160V of common-mode interference at 1mV differential signal level |
| Slew Rate | 30V/µs - supports 10V step settling within 1.2µs for 16-bit accuracy in multiplexed DAQ systems |
| Supply Range | 8V to 33V - operates from ±4V to ±16.5V dual supplies or 8V–33V single supply for flexible system integration |
| Shutdown Current | 6.2µA typical - reduces power by >99% during idle cycles in battery-powered portable instruments |
Pinout & Package
LT6018IDE#PBF uses a 12-lead (4mm × 3mm) plastic DFN package with exposed pad (Pin 13), rated for –40°C to 85°C operation. The exposed pad must be connected to V– or floated to optimize thermal resistance (θJA = 43°C/W, θJC = 12°C/W).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| EN (Pin 1) | Enable control input | Active-high enable referenced to DGND; threshold = 1.7V above DGND for activation |
| DGND (Pin 12) | Digital ground reference | Reference for EN pin; must be tied between V– and V+ – 3V; cannot be floated |
| –IN (Pin 10) | Inverting input | High-impedance node with Zener-based protection; no internal clamping diodes |
| +IN (Pin 9) | Noninverting input | Matches –IN in bias current and noise; supports rail-to-rail common-mode range |
| V– (Pin 7) | Negative supply | Power return path; bypass capacitor required adjacent to pin for stability |
| OUT (Pin 5) | Amplifier output | Not high-impedance in shutdown; sinks/source up to 20mA with <1.8V saturation |
| V+ (Pin 3) | Positive supply | Accepts up to 33V; requires local bypassing to minimize PSRR degradation |
| NC (Pins 2, 4, 6, 8, 11) | No-connect | Not internally bonded; must remain unconnected per datasheet |
Key Features
| Feature | Design Value |
|---|---|
| Ultralow 1/f noise | 30nVP-P (0.1Hz–10Hz) enables stable DC measurements in weigh scales and strain gauge bridges |
| Shutdown with reference pin | DGND-referenced EN allows direct interfacing with microcontroller GPIOs across wide supply configurations |
| Zener-based input protection | Eliminates input-stage diode conduction during transients-preserves low-noise performance without series resistors |
| High CMRR over full range | 124dB minimum from V– + 3V to V+ – 3V supports accurate differential sensing in noisy industrial environments |
| Fast 16-bit settling | 1.2µs to 0.0015% for 5V step ensures timing margin in 1MSPS multiplexed ADC systems |
Applications
| ADC Driver Applications | Low Noise Precision Signal Processing |
|---|---|
Use Scenario: Driving SAR or sigma-delta ADC inputs in high-resolution data loggers with ±10V analog input ranges. IC Role / Device Role / Timing Role: Precision buffer with 30V/µs slew rate and 1.2µs 16-bit settling ensures full-scale step fidelity before ADC conversion window closes. Use Value: Eliminates gain error from finite open-loop gain (132dB min) and prevents harmonic distortion (<–115dB THD) corrupting LSB decisions. | Use Scenario: Amplifying microvolt-level outputs from thermopiles, RTDs, or bridge sensors in medical diagnostic equipment. IC Role / Device Role / Timing Role: Low-drift (0.5µV/°C), low-noise (30nVP-P) op amp configured as instrumentation amplifier front-end. Use Value: Maintains <1µV total offset drift over 85°C ambient range and avoids 1/f noise masking true sensor signals below 10Hz. |
| Multiplexed Applications | Professional Audio |
Use Scenario: Channel buffering in 16-channel audio mixer with mechanical relays or analog switches selecting inputs. IC Role / Device Role / Timing Role: Fast-settling unity-gain buffer enabling channel switching at ≥10kHz without crosstalk-induced settling artifacts. Use Value: 1.2µs 16-bit settling time allows ≥83kHz effective sample rate per channel in time-division multiplexed architectures. | Use Scenario: Line-level output stage in studio-grade audio converters requiring ultra-low THD and wide dynamic range. IC Role / Device Role / Timing Role: Low-distortion (–115dB THD @ 1kHz), high-slew-rate output driver delivering clean 3VRMS into 600Ω loads. Use Value: Preserves 120dB SNR in 24-bit audio paths by contributing <0.00017% distortion and adding <1.2nV/√Hz noise floor. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision op amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| OPA2189IDRCT | Lower 1/f noise (12nVP-P), but higher supply current (1.3mA vs 7.2mA active); no enable pin | Preferred for ultra-low-noise DC applications without shutdown requirement; unsuitable for duty-cycled systems | Select OPA2189IDRCT when 1/f noise dominates system error budget and continuous operation is acceptable |
| ADA4522-2ARMZ | Zero-drift architecture (0.005µV/°C drift), but lower slew rate (4.7V/µs); no shutdown mode | Better for long-term DC stability in calibration equipment; inadequate for multiplexed or fast-settling use cases | Select ADA4522-2ARMZ only when offset drift is primary concern and bandwidth <100kHz suffices |
Compared with OPA2189IDRCT and ADA4522-2ARMZ, LT6018IDE#PBF uniquely balances ultralow 1/f noise, fast settling, and integrated shutdown-making it optimal for portable, multiplexed, or power-constrained precision measurement systems where all three attributes are simultaneously required.
Availability
LT6018IDE#PBF is available at Aetrix Electronics and suitable for precision data acquisition, industrial sensor conditioning, and professional audio signal chains requiring stable component supply, extended temperature support, and traceable sourcing.
Supply support for LT6018IDE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LT6018IDE#PBF belongs to Linear's precision op amp product line, engineered specifically for applications demanding ultralow 1/f noise, high DC accuracy, and fast settling-such as test equipment, medical instrumentation, and high-end audio.
FAQ
What is the maximum supply voltage for LT6018IDE#PBF?
The LT6018IDE#PBF has an absolute maximum total supply voltage (V+ to V–) of 36V, with a specified operating range of 8V to 33V. Operation beyond 33V risks exceeding safe junction temperature limits and violating PSRR specifications. For reliable long-term performance, Analog Devices recommends staying within the 8V–33V range, especially when driving capacitive loads or operating at elevated ambient temperatures.
Does LT6018IDE#PBF support rail-to-rail input or output?
The LT6018IDE#PBF does not support rail-to-rail input - its common-mode input range is limited to V– + 3V to V+ – 3V - but it provides rail-to-rail output swing capability. Output voltage can swing within 700mV of V– and 425mV of V+ under no-load conditions, improving to within 1.8V and 1.6V respectively at 20mA load. This makes LT6018IDE#PBF suitable for high-voltage precision buffering where input signals stay ≥3V away from rails.
How does the EN pin function on LT6018IDE#PBF?
The EN pin on LT6018IDE#PBF is an active-high enable input referenced to the DGND pin. To activate the amplifier, EN must be driven ≥1.7V above DGND; to enter shutdown, EN must be ≤0.8V above DGND. In shutdown mode, supply current drops to 6.2µA typical, but the output remains low-impedance and may source/sink leakage current. The LT6018IDE#PBF exits shutdown in 25µs typical, enabling rapid wake-up in duty-cycled systems.
What is the thermal resistance of LT6018IDE#PBF in its DFN package?
The LT6018IDE#PBF in the 12-lead 4mm × 3mm DFN package has a junction-to-ambient thermal resistance (θJA) of 43°C/W and a junction-to-case thermal resistance (θJC) of 12°C/W. Connecting the exposed pad (Pin 13) to the V– plane reduces θJA significantly - Analog Devices specifies that proper PCB copper pour under the pad improves thermal performance and extends safe operating area, especially at high supply voltages or ambient temperatures near 85°C.
Can LT6018IDE#PBF drive capacitive loads, and what is the limit?
Yes, LT6018IDE#PBF can drive capacitive loads up to 100pF in unity-gain configuration without instability. At higher gains, its capacitive load drive capability increases - e.g., 500pF is supported at G = 10. For loads exceeding these values, a small series resistor (e.g., 10–50Ω) between OUT and the load restores phase margin. This behavior is verified in Figure 19 of the LT6018 datasheet and applies directly to the LT6018IDE#PBF variant in DFN packaging.
LT6018IDE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 30V/µs
- Gain Bandwidth Product:
- 15 MHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 150 nA
- Voltage - Input Offset:
- 8 µV
- Current - Supply:
- 7.2mA
- Current - Output / Channel:
- 100 mA
- Voltage - Supply Span (Min):
- 8 V
- Voltage - Supply Span (Max):
- 33 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 12-DFN (4x3)
LT6018IDE#PBF FAQ
1.How can I place an order for LT6018IDE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT6018IDE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT6018IDE#PBF reliable?
The price and inventory of LT6018IDE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT6018IDE#PBF is usually 5 days.
3.What payment methods are accepted for LT6018IDE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT6018IDE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT6018IDE#PBF?
LT6018IDE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT6018IDE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT6018IDE#PBF?
For technical support, including LT6018IDE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT6018IDE#PBF requirements.
6.How does Aetrix verify that LT6018IDE#PBF is sourced from the original manufacturer or authorized distributors?
All LT6018IDE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT6018IDE#PBF meets industry standards.
7.What is the process for return or replacement of LT6018IDE#PBF?
All LT6018IDE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT6018IDE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT6018IDE#PBF part is unused and in its original packaging.
Return procedure for LT6018IDE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT6018IDE#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

