Analog Devices Inc. LT6020IDD-1#PBF
- Part No.:
- LT6020IDD-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 10-WFDFN Exposed Pad
- Datasheet:
-
LT6020IDD-1#PBF.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 10DFN
- Quantity:
- Payment:

- Shipping:

Inventory:106
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT6020IDD-1#PBF from Analog Devices (formerly Linear Technology) is a dual micropower, precision rail-to-rail output operational amplifier with shutdown control. It delivers 5 V/µs slew rate, 30 µV max input offset voltage, 0.5 µV/°C max drift, 100 µA/amplifier supply current, and operates from 3 V to 30 V supplies. It is used in low-power multiplexed ADC front-ends and 16-bit DAC output buffering.
For engineers reviewing the LT6020IDD-1#PBF datasheet, LT6020IDD-1#PBF pinout, LT6020IDD-1#PBF application, or LT6020IDD-1#PBF equivalent, key selection criteria include shutdown current (1.4 µA), rail-to-rail output swing (within 100 mV of rails), input bias current (3 nA), temperature range (–40°C to 85°C), and 10-lead DFN package compatibility with high-density PCB layouts.
Technical Context
The LT6020IDD-1#PBF implements a proprietary bipolar input stage combining NPN and PNP differential pairs to maintain high dynamic input impedance during ±5 V input transients-critical for multiplexer switching. Its enhanced slew rate arises from adaptive biasing that scales with input step size without degrading DC precision.
Unlike standard micropower op-amps, it avoids phase inversion beyond common-mode limits (V– + 1.2 V to V+ – 1.4 V) and integrates dedicated DGND and EN pins for robust single- or dual-supply shutdown control, with enable thresholds referenced to DGND (0.8 V low, 1.7 V high).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Slew Rate | 5 V/µs (10 V step, AV = 1); enables fast settling in MUX/ADC sample-and-hold paths |
| Input Offset Voltage | 30 µV max (–40°C to 85°C); ensures <0.005% error in 16-bit DAC buffer applications |
| Supply Current per Amp | 100 µA max (–40°C to 85°C); supports battery-powered sensor nodes with multi-year runtime |
| Shutdown Current | 1.4 µA typical (VEN = 0.8 V); allows duty-cycled operation in wireless mesh networks |
| Rail-to-Rail Output Swing | Within 100 mV of V+ and V– (RL = 10 kΩ); delivers full-scale ±10 V DAC output with minimal headroom loss |
| Gain Bandwidth Product | 400 kHz; sufficient for closed-loop gain ≥10 with stable phase margin in precision filtering |
| Input Bias Current | 3 nA max; minimizes voltage error across high-impedance sensor interfaces (e.g., thermocouples) |
| Operating Temp Range | –40°C to 85°C; qualified for industrial ambient environments without derating |
Pinout & Package
LT6020IDD-1#PBF is housed in a 10-lead (3 mm × 3 mm) plastic DFN package with exposed thermal pad connected to V–. Pin 1 is marked by top-side dot; exposed pad must be soldered to PCB ground plane for thermal and electrical performance.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| V+ | Positive power supply | Accepts 3 V to 30 V; requires local 0.1 µF bypass capacitor to GND |
| OUT B | Amplifier B output | Rail-to-rail capable; high-impedance in shutdown mode |
| –IN B | Inverting input of Amp B | High-impedance node; tolerates ±5 V transient steps without diode conduction |
| +IN B | Noninverting input of Amp B | Same specs as –IN B; matched pair for precision instrumentation |
| EN | Enable control input | Active-high; referenced to DGND; 0.8 V low / 1.7 V high threshold |
| OUT A | Amplifier A output | Independent output; identical AC/DC specs to OUT B |
| –IN A | Inverting input of Amp A | Electrically isolated from Amp B inputs; enables dual-channel signal conditioning |
| +IN A | Noninverting input of Amp A | Matched offset and drift with +IN B for common-mode rejection |
| V– | Negative power supply | Reference for all signals; exposed pad internally tied to this pin |
| DGND | Digital ground reference | Must be tied to system GND or V–; sets EN threshold and prevents floating logic |
Key Features
| Feature | Design Value |
|---|---|
| Enhanced slew rate topology | Delivers 5 V/µs at 100 µA supply current-3× faster than typical micropower op-amps at same power |
| Dynamic input impedance preservation | Maintains >17 GΩ input resistance during 5 V input transients, eliminating multiplexer-induced settling delays |
| No output phase inversion | Guaranteed rail-to-rail output tracking without polarity reversal, even when inputs exceed VICM limits |
| Fast shutdown recovery | 100 µs enable time enables burst-mode acquisition in low-duty-cycle sensor systems |
| Matched dual amplifier pair | Offset drift and noise characteristics tracked between channels for differential signal integrity |
| Wide supply range | Operates from 3 V (single-cell Li-ion) to 30 V (industrial bus), reducing need for external regulators |
Applications
| 16-Bit DAC Output Amplifier | Multiplexed Precision ADC Front-End |
|---|---|
Use Scenario: Buffering the output of an LTC2642 16-bit DAC generating ±10 V analog control signals in programmable power supplies. IC Role / Device Role / Timing Role: Dual op-amp configured as unity-gain follower and inverting gain stage; provides low-noise, rail-to-rail drive with <30 µV offset contribution. Use Value: Enables full 16-bit accuracy (±0.0015% FSR) by limiting output-referred offset error to <2.7 mV and supporting fast settling (<14 µs to 0.0015%) after DAC code changes. | Use Scenario: Signal conditioning for 18-bit SAR ADCs sampling multiple RTD or strain gauge channels via analog multiplexer. IC Role / Device Role / Timing Role: Dual amplifier driving MUX outputs; one channel buffers reference, the other conditions sensor signals before ADC sampling. Use Value: High dynamic input impedance prevents charge injection errors during MUX channel switching, and 5 V/µs slew rate ensures full-scale step settling within 14 µs-matching typical ADC aperture times. |
| Low-Power Wireless Sensor Node | Industrial Temperature Monitoring System |
Use Scenario: Battery-powered node measuring thermocouple voltage using cold-junction compensation and transmitting data over LoRaWAN. IC Role / Device Role / Timing Role: Dual op-amp amplifying thermocouple EMF and buffering reference voltage; placed in shutdown between 10-second measurement cycles. Use Value: 1.4 µA shutdown current extends CR2032 battery life to >5 years; fast 100 µs wake-up enables precise timing of thermocouple cold-junction measurements. | Use Scenario: DIN-rail mounted module acquiring 8-channel PT100 RTD readings in factory automation with 4–20 mA loop output. IC Role / Device Role / Timing Role: Dual op-amp implementing 3-wire RTD excitation and ratiometric reference buffering in a 24 V powered system. Use Value: 30 µV offset and 0.5 µV/°C drift ensure <0.1 °C measurement uncertainty over –25°C to 70°C ambient; rail-to-rail output drives 4–20 mA transmitter directly. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar precision dual op-amp applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT6015IMS8#PBF | Single-channel, no shutdown, 8-lead MSOP; 25 µV offset, 125 µA supply current | Lacks dual-channel integration and EN/DGND control; requires two devices for dual functions | Select when board space permits discrete channel routing and shutdown is unnecessary |
| AD8638ARZ-REEL7 | Dual-channel, no shutdown, 8-lead SOIC; 10 µV offset, 120 µA supply current, 1.2 V/µs slew rate | Lower slew rate limits use in fast MUX/ADC systems; larger SOIC footprint increases layout area | Select when ultra-low offset dominates requirements and speed is secondary |
Compared with LT6020IDD-1#PBF, LT6015IMS8#PBF offers lower offset but requires duplication for dual functionality and lacks shutdown, while AD8638ARZ-REEL7 trades 4× lower slew rate for marginally better offset-making LT6020IDD-1#PBF optimal for time-critical, low-power, integrated dual-channel designs.
Availability
LT6020IDD-1#PBF is available at Aetrix Electronics and suitable for precision signal processing, low-power portable systems, and multiplexed ADC applications requiring stable component supply and long-term industrial availability.
Supply support for LT6020IDD-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors.
The LT6020 family was designed specifically for precision, low-power signal conditioning in battery-operated and space-constrained systems where rail-to-rail output swing, fast settling, and shutdown capability are essential.
FAQ
What is the maximum supply voltage for LT6020IDD-1#PBF?
The absolute maximum total supply voltage (V+ to V–) for LT6020IDD-1#PBF is 36 V. The device is specified to operate continuously over a supply range of 3 V to 30 V, making it suitable for both single-cell battery (3 V) and industrial bus (24–30 V) applications. Exceeding 36 V risks permanent damage per Absolute Maximum Ratings.
Does LT6020IDD-1#PBF support true rail-to-rail input operation?
No, LT6020IDD-1#PBF does not support rail-to-rail input operation. Its common-mode input range is limited to V– + 1.2 V to V+ – 1.4 V. However, its rail-to-rail output swing (within 100 mV of each rail at 10 kΩ load) remains fully functional in inverting and noninverting configurations where inputs stay within that range-verified in Figure 2 of the datasheet.
How does the EN pin function on LT6020IDD-1#PBF?
The EN pin on LT6020IDD-1#PBF is an active-high enable input referenced to the DGND pin. Driving EN ≥1.7 V (relative to DGND) enables both amplifiers; driving EN ≤0.8 V places them in shutdown with 1.4 µA typical supply current. DGND must be tied to system ground or V–-floating DGND invalidates EN thresholds and may cause malfunction.
Can LT6020IDD-1#PBF drive capacitive loads?
Yes, LT6020IDD-1#PBF can drive up to 100 pF in unity-gain configuration without instability. For larger capacitive loads (e.g., ADC input capacitance), adding a small series resistor (10–50 Ω) between the output and load improves phase margin. Performance curves in Figure 15 confirm stable operation with 100 pF, and reduced overshoot with 300 pF when using recommended compensation.
What is the guaranteed settling time for LT6020IDD-1#PBF?
LT6020IDD-1#PBF guarantees 13.8 µs settling time to 0.0015% for a 5 V output step under AV = 1, –40°C to 85°C conditions. This is enabled by its enhanced slew rate architecture and is validated in Table 4 (Electrical Characteristics) and Figure 1 (Settling Time vs Output Step). Settling remains flat across step sizes-critical for MUX-based data acquisition.
LT6020IDD-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- LT®
- Package/Case:
- 10-WFDFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- General Purpose
- Number of Circuits:
- 2
- Output Type:
- Rail-to-Rail
- Slew Rate:
- 5V/µs
- Gain Bandwidth Product:
- 400 kHz
- -3db Bandwidth:
- -
- Current - Input Bias:
- 100 pA
- Voltage - Input Offset:
- 20 µV
- Current - Supply:
- 90µA (x2 Channels)
- Current - Output / Channel:
- 11 mA
- Voltage - Supply Span (Min):
- 3 V
- Voltage - Supply Span (Max):
- 30 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 10-DFN (3x3)
LT6020IDD-1#PBF FAQ
1.How can I place an order for LT6020IDD-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT6020IDD-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT6020IDD-1#PBF reliable?
The price and inventory of LT6020IDD-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT6020IDD-1#PBF is usually 5 days.
3.What payment methods are accepted for LT6020IDD-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT6020IDD-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT6020IDD-1#PBF?
LT6020IDD-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT6020IDD-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT6020IDD-1#PBF?
For technical support, including LT6020IDD-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT6020IDD-1#PBF requirements.
6.How does Aetrix verify that LT6020IDD-1#PBF is sourced from the original manufacturer or authorized distributors?
All LT6020IDD-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT6020IDD-1#PBF meets industry standards.
7.What is the process for return or replacement of LT6020IDD-1#PBF?
All LT6020IDD-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT6020IDD-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT6020IDD-1#PBF part is unused and in its original packaging.
Return procedure for LT6020IDD-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT6020IDD-1#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
