Analog Devices Inc. LT6372HMSE-0.2#PBF
- Part No.:
- LT6372HMSE-0.2#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LT6372HMSE-0.2#PBF.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:148
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT6372HMSE-0.2#PBF from Analog Devices is a precision funneling instrumentation amplifier with integrated output clamping and level-shift capability, designed for high-accuracy signal conditioning in harsh industrial and medical environments. It delivers 60µV max input offset voltage, 80dB min DC CMRR at G = 0.2, and 4MHz –3dB bandwidth (G = 0.2), enabling ±10V bridge or thermocouple signals to be safely conditioned into a 5V ADC input range.
For engineers reviewing the LT6372HMSE-0.2#PBF datasheet, LT6372HMSE-0.2#PBF pinout, LT6372HMSE-0.2#PBF application, or LT6372HMSE-0.2#PBF equivalent, this H-grade MSOP-16 device supports –40°C to 125°C operation, features split-reference level shifting, on-chip RFI filtering, and dual clamp inputs for robust ADC interface protection in data acquisition systems.
Technical Context
The LT6372HMSE-0.2#PBF implements a laser-trimmed, three-op-amp instrumentation topology using a proprietary bipolar process to achieve ultra-low drift and long-term stability. Its preamp stage uses matched NPN transistors Q1/Q2 with trimmed collector currents to minimize input offset voltage drift (0.6µV/°C max).
It incorporates a split-reference difference amplifier stage that enables precise output level shifting via REF1/REF2 pins, and dedicated CLHI/CLLO terminals that actively clamp output voltage to user-defined limits-typically ±0.5V relative to applied clamp voltages-with guaranteed clamp thresholds across temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | G = 0.2 to >200, set by single external resistor RG - simplifies gain configuration without trimming networks. |
| Input Offset Voltage | 60µV max (–40°C to 125°C) - enables detection of sub-mV differential signals without calibration drift. |
| DC CMRR | 80dB min at G = 0.2 - rejects common-mode noise from unshielded sensor leads in industrial settings. |
| Bandwidth | 4MHz at G = 0.2 - supports fast transient response for dynamic strain gauge or motor current monitoring. |
| Supply Range | ±2.375V to ±17.5V (4.75V to 35V total) - operates directly from standard industrial rails including ±15V and +24V systems. |
| Output Clamp Accuracy | CLLO clamp: –0.45V to –0.74V below CLLO voltage; CLHI clamp: +0.45V to +0.755V above CLHI - ensures predictable ADC overvoltage protection. |
| EMI Filtering | Integrated RFI filters on +IN/–IN - maintains DC precision in RF-noisy environments like motor drives or switch-mode power supplies. |
Pinout & Package
LT6372HMSE-0.2#PBF is housed in a 16-lead plastic MSOP (MSE) package with exposed pad (Pin 17), rated for –40°C to 125°C operation. The exposed pad must float or connect to V+ (Pin 12) per datasheet thermal guidelines.
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (–RG,F) | Negative gain-set feedback terminal | Connects to far side of RG; routing separation from –RG,S minimizes PCB-induced gain error. |
| 2 (–RG,S) | Negative gain-set sense terminal | Connects to near side of RG; paired with –RG,F to reject lead resistance errors in low-RG configurations. |
| 4 (–IN) | Negative differential input | High-impedance (225GΩ), low-bias (±0.8nA max) node for precision sensor interfaces. |
| 5 (+IN) | Positive differential input | Matched to –IN for <1µV hysteresis and <0.6µV/°C drift over full temperature range. |
| 7 (CLLO) | Low-side clamp reference | Defines lower output limit; output clamps ~0.5V below this pin - prevents ADC negative rail violation. |
| 8 (V–) | Negative supply rail | Requires local 0.1µF bypass capacitor; supports rail-to-rail output swing down to V– + 1.4V. |
| 9 (CLHI) | High-side clamp reference | Defines upper output limit; output clamps ~0.5V above this pin - protects ADC positive rail. |
| 10 (REF1) | Reference 1 input | Used with REF2 to form programmable level-shift voltage divider; 14kΩ input resistance. |
| 11 (OUTPUT) | Differential-to-single-ended output | Drives 4kΩ load with ±14.2V swing (±15V supply); includes short-circuit protection (35mA min). |
| 12 (V+) | Positive supply rail | Requires local 0.1µF bypass capacitor; exposed pad must connect to V+ or float per thermal spec. |
| 13 (REF2) | Reference 2 input | Paired with REF1 for bidirectional level shift; supports 0V to V+ range with ±75ppm REF gain error. |
| 15 (+RG,S) | Positive gain-set sense terminal | Connects to near side of RG; complements +RG,F to reject parasitic resistance in gain-setting path. |
| 16 (+RG,F) | Positive gain-set feedback terminal | Connects to far side of RG; completes Kelvin connection for <0.012% gain error at G = 0.2. |
Key Features
| Feature | Design Value |
|---|---|
| Single-resistor gain programming | Supports G = 0.2 to >200 with one external RG - eliminates multi-resistor networks and layout sensitivity. |
| Laser-trimmed input offset | 60µV max over –40°C to 125°C - reduces system calibration burden in field-deployed instrumentation. |
| Integrated output clamping | Dual CLHI/CLLO pins enable user-defined output voltage limits - replaces external diode clamp circuits and saves board space. |
| Split-reference level shifting | REF1/REF2 pins allow output centering at any point between V– and V+ - simplifies interfacing to unipolar ADCs. |
| On-chip RFI filtering | Integrated EMI filters on +IN/–IN maintain 80dB CMRR in 20kHz–100MHz RF fields - critical for factory-floor deployments. |
Applications
| Bridge Amplifier | Data Acquisition |
|---|---|
|
Use Scenario: Condition millivolt-level outputs from load cells or pressure sensors in weigh scales and industrial control panels. IC Role / Device Role / Timing Role: Precision instrumentation amplifier with funneling architecture and output clamping. Use Value: 60µV offset and 0.6µV/°C drift ensure stable zero-point accuracy across ambient temperature swings without recalibration. |
Use Scenario: Interface multiple sensor types (thermocouples, RTDs, strain gauges) to a shared 16-bit SAR ADC in modular DAQ systems. IC Role / Device Role / Timing Role: Signal conditioner with programmable gain, level shift, and rail-safe clamping. Use Value: Single-supply-compatible REF1/REF2 configuration enables direct 0–5V ADC input mapping, eliminating external op-amp level shifters. |
| Thermocouple Amplifier | Medical Instrumentation |
|
Use Scenario: Amplify µV-range Type-K/J thermocouple outputs in HVAC controllers and furnace monitors with cold-junction compensation. IC Role / Device Role / Timing Role: High-CMRR, low-drift instrumentation amplifier with integrated RFI filtering. Use Value: 225GΩ input resistance minimizes thermocouple self-heating error; 80dB CMRR rejects line-frequency interference from nearby AC wiring. |
Use Scenario: Isolate and condition biopotential signals (ECG, EEG) in portable patient monitors where size and reliability are critical. IC Role / Device Role / Timing Role: Precision analog front-end with output clamping for ADC protection during electrode disconnect events. Use Value: CLHI/CLLO clamping limits output to safe levels during transient faults, preventing ADC saturation and data loss in real-time waveform capture. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8421ARMZ | Fixed G = 10, no output clamping or REF-based level shift; 100µV max offset, 125°C max rating | Requires external clamping circuitry and level-shifting op-amp for ADC interface | Choose when fixed-gain simplicity outweighs need for programmability and integrated protection |
| INA826AIDGKR | G = 1–1000 via single resistor; no clamp pins; 125µV max offset; only rated to 125°C in SOIC | Lacks integrated clamping and REF-based level shift - needs discrete protection components | Prefer when higher gain flexibility is needed but system-level clamping is already implemented |
Compared with AD8421ARMZ and INA826AIDGKR, the LT6372HMSE-0.2#PBF uniquely integrates output clamping, split-reference level shifting, and 0.2× gain capability in a single H-grade MSOP package - reducing BOM count and layout complexity for ruggedized sensor signal chains.
Availability
LT6372HMSE-0.2#PBF is available at Aetrix Electronics and suitable for industrial automation, medical diagnostics, and test equipment requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for LT6372HMSE-0.2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LT6372 product line was engineered specifically for precision sensor signal conditioning in harsh environments - combining laser-trimmed DC accuracy, integrated protection features, and wide-temperature reliability for mission-critical measurement systems.
FAQ
What is the maximum operating temperature for the LT6372HMSE-0.2#PBF?
The LT6372HMSE-0.2#PBF is specified for continuous operation from –40°C to +125°C ambient temperature, meeting the H-grade qualification standard. Its internal junction temperature is limited to 150°C, and thermal design must account for θJA = 35°C/W in the MSOP package with proper PCB copper pour and exposed pad connection.
How does the LT6372HMSE-0.2#PBF implement output clamping without external components?
The LT6372HMSE-0.2#PBF uses internal active clamp circuitry referenced to CLHI and CLLO pins. When the output exceeds CLHI + 0.45V or falls below CLLO – 0.74V (over temperature), internal transistors limit current flow - ensuring the output stays within safe bounds for downstream ADCs without diodes or resistors.
Can the LT6372HMSE-0.2#PBF be used with single-supply operation?
Yes - the LT6372HMSE-0.2#PBF supports total supply voltages from 4.75V to 35V, including single-ended configurations such as +5V/V– = 0V or +24V/V– = 0V. Output swing extends to V– + 1.4V and V+ – 1.4V, and REF1/REF2 can be biased to set output mid-point for unipolar ADCs.
What is the purpose of the dual gain-set pins (e.g., +RG,S and +RG,F)?
The LT6372HMSE-0.2#PBF uses separate sense (S) and force (F) pins for both positive and negative gain-setting paths to enable Kelvin (four-wire) connection of RG. This eliminates errors from PCB trace resistance and solder joint variance - critical for maintaining <0.012% gain error at G = 0.2.
Does the LT6372HMSE-0.2#PBF require external filtering for EMI immunity?
No - the LT6372HMSE-0.2#PBF integrates RFI filters on both +IN and –IN inputs, verified to maintain 80dB CMRR in presence of 20kHz–100MHz RF interference. This eliminates need for external RC filters in most industrial environments, reducing component count and board area.
LT6372HMSE-0.2#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 3.5V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 4 MHz
- Current - Input Bias:
- 100 pA
- Voltage - Input Offset:
- 15 µV
- Current - Supply:
- 2.75mA
- Current - Output / Channel:
- 55 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 35 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-MSOP-EP
LT6372HMSE-0.2#PBF FAQ
1.How can I place an order for LT6372HMSE-0.2#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT6372HMSE-0.2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT6372HMSE-0.2#PBF reliable?
The price and inventory of LT6372HMSE-0.2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT6372HMSE-0.2#PBF is usually 5 days.
3.What payment methods are accepted for LT6372HMSE-0.2#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT6372HMSE-0.2#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT6372HMSE-0.2#PBF?
LT6372HMSE-0.2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT6372HMSE-0.2#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT6372HMSE-0.2#PBF?
For technical support, including LT6372HMSE-0.2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT6372HMSE-0.2#PBF requirements.
6.How does Aetrix verify that LT6372HMSE-0.2#PBF is sourced from the original manufacturer or authorized distributors?
All LT6372HMSE-0.2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT6372HMSE-0.2#PBF meets industry standards.
7.What is the process for return or replacement of LT6372HMSE-0.2#PBF?
All LT6372HMSE-0.2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT6372HMSE-0.2#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT6372HMSE-0.2#PBF part is unused and in its original packaging.
Return procedure for LT6372HMSE-0.2#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT6372HMSE-0.2#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

