Analog Devices Inc. LT6372HMSE-1#PBF
- Part No.:
- LT6372HMSE-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LT6372HMSE-1#PBF.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,191
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT6372HMSE-1#PBF from Analog Devices is a high-precision instrumentation amplifier with integrated output clamping and split-reference level shifting, delivering 60µV max input offset voltage, 86dB min DC CMRR at G=1, and 3.1MHz –3dB bandwidth (G=1). It operates from ±2.375V to ±17.5V supplies and is specified over –40°C to 125°C for industrial sensor signal conditioning into 16-bit ADCs like the LTC2367-16.
For engineers reviewing the LT6372HMSE-1#PBF datasheet, LT6372HMSE-1#PBF pinout, LT6372HMSE-1#PBF application, or LT6372HMSE-1#PBF equivalent, this page provides verified specifications, MS16E package terminal mapping, real-world bridge/thermocouple interface use cases, and two validated alternative parts with documented functional trade-offs.
Technical Context
The LT6372HMSE-1#PBF implements an enhanced three-op-amp topology with laser-trimmed 12.1kΩ internal resistors enabling single-resistor gain programming (G = 1 + 24.2kΩ/RG). Its proprietary bipolar process ensures 0.6µV/°C max input offset drift and 35ppm/°C max gain drift (G > 1), guaranteed via automated high-speed testing.
It integrates EMI filtering on both inputs, dual clamp terminals (CLLO/CLHI) for ±0.45V to ±0.755V programmable output limiting, and a split-reference configuration (REF1/REF2) that enables direct level shifting of the output to VREF/2 without external components-critical for driving mid-supply-referenced SAR ADCs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | 60µV max - enables detection of sub-mV differential signals in strain gauge or thermocouple circuits without calibration drift. |
| DC CMRR (G=1) | 86dB min - rejects common-mode noise up to 200mV at 60Hz, critical for noisy industrial environments. |
| Gain Range | 1 to >1000 - supports wide dynamic range sensing, e.g., low-level bridge outputs (G=100) or high-gain transducer interfaces (G=1000). |
| –3dB Bandwidth (G=1) | 3.1MHz - sufficient for fast transient capture in data acquisition systems sampling at ≥1MSPS. |
| Supply Range | ±2.375V to ±17.5V - compatible with legacy ±15V rails and modern low-voltage industrial supplies. |
| Operating Temp | –40°C to 125°C - qualified for under-hood automotive, motor control, and harsh-environment industrial use. |
| Input Noise (0.1–10Hz) | 0.2µVP-P - preserves resolution in precision weigh scales and medical front-ends requiring <16-bit ENOB. |
Pinout & Package
The LT6372HMSE-1#PBF is housed in a 16-lead plastic MSOP (MS16E) package with exposed pad (Pin 17), which must float or connect to V+ per datasheet. Thermal resistance θJA = 35°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| –RG,F (Pin 1) | High-side negative gain resistor connection | Separate routing from –RG,S minimizes PCB trace resistance errors in high-precision gain setting. |
| –RG,S (Pin 2) | Low-side negative gain resistor connection | Paired with –RG,F to form Kelvin connection for RG, reducing gain error sensitivity to layout parasitics. |
| –IN (Pin 4) | Negative differential input | High-impedance (>225GΩ) node for balanced sensor connections; immune to bias current-induced offsets. |
| +IN (Pin 5) | Positive differential input | Matches –IN in impedance and bias current (±0.8nA max at 125°C), preserving CMRR. |
| CLLO (Pin 7) | Lower output clamp reference | Sets output floor; clamps VOUT to VCLLO – 0.45V typical, protecting ADC inputs from negative overvoltage. |
| V– (Pin 8) | Negative supply rail | Requires local 10µF ceramic bypass capacitor to ground for stable operation and PSRR performance. |
| CLHI (Pin 9) | Upper output clamp reference | Sets output ceiling; clamps VOUT to VCLHI + 0.45V typical, preventing ADC input saturation on positive transients. |
| REF1 (Pin 10) | Reference voltage input 1 | Forms split reference with REF2; when used as divider, enables precise level shift to match ADC VREF/2 midpoint. |
| OUTPUT (Pin 11) | Differential-to-single-ended output | Drives 2kΩ loads with ±14.3V swing (±15V supply); slew rate 11V/µs ensures fast settling for 0.0015% accuracy. |
| V+ (Pin 12) | Positive supply rail | Requires local 10µF ceramic bypass capacitor to ground; exposed pad must connect to V+ or float per thermal spec. |
| REF2 (Pin 13) | Reference voltage input 2 | Complements REF1; together they define output common-mode level independent of gain or input CM range. |
| +RG,S (Pin 15) | Low-side positive gain resistor connection | Kelvin pair with +RG,F to eliminate RG parasitic effects on gain accuracy at high G. |
| +RG,F (Pin 16) | High-side positive gain resistor connection | Completes four-terminal RG interface, enabling <0.12% gain error at G=100 with standard 1% resistors. |
Key Features
| Feature | Design Value |
|---|---|
| Single-resistor gain programming | G = 1 + 24.2kΩ/RG - eliminates matched resistor networks and reduces BOM count in production systems. |
| Integrated output clamping | CLLO/CLHI pins set ±0.45V clamp thresholds - removes need for external diode clamps and associated leakage errors. |
| Split-reference level shifting | REF1/REF2 configuration shifts output to VREF/2 - enables direct interface to mid-supply-referenced ADCs without op-amp level shifters. |
| On-chip RFI filtering | Integrated EMI filters on +IN/–IN - maintains DC precision in presence of 20kHz+ RF interference without external LC networks. |
| Laser-trimmed precision | 60µV max VOS, 0.6µV/°C max drift - guarantees calibration stability over temperature in unattended field deployments. |
Applications
| Bridge Amplifier | Data Acquisition |
|---|---|
Use Scenario: Amplifying mV-level outputs from full-bridge load cells in industrial weighing systems operating at 125°C ambient. IC Role / Device Role / Timing Role: Precision instrumentation amplifier with gain = 100, level-shifted output centered at 2.5V for LTC2367-16 ADC input range. Use Value: 0.2µVP-P 0.1–10Hz noise and 60µV offset enable ≤0.005% linearity error over full temperature range without recalibration. | Use Scenario: High-channel-count DAQ system acquiring thermocouple, RTD, and strain signals simultaneously with shared 16-bit ADC. IC Role / Device Role / Timing Role: Configurable gain stage (G=1 to 1000) with programmable CLLO/CLHI clamps protecting ADC during sensor hot-swap events. Use Value: Integrated EMI filtering prevents RF-induced measurement corruption in factory-floor wireless environments. |
| Thermocouple Amplifier | Medical Instrumentation |
Use Scenario: Cold-junction-compensated Type-K thermocouple interface in portable diagnostic equipment with battery-powered ±5V rails. IC Role / Device Role / Timing Role: Low-drift (0.6µV/°C) amplifier with G=100, using REF1/REF2 to level-shift output to 1.25V for 2.5V-referenced ADC. Use Value: 86dB CMRR rejects 60Hz mains pickup from adjacent power supplies, ensuring <0.1°C measurement accuracy. | Use Scenario: Patient-connected ECG front-end requiring ultra-low noise, high CMRR, and fail-safe output clamping per IEC 60601-1. IC Role / Device Role / Timing Role: Isolated sensor interface amplifier with CLLO tied to patient ground and CLHI limited to 1.5V to prevent tissue stimulation. Use Value: 225GΩ input resistance minimizes electrode polarization errors; 0.8nA max bias current avoids DC baseline drift. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8421ARZ | Higher 1/f noise (0.25µVP-P), no integrated clamps or level-shift reference; requires external components for same functionality. | Best suited for fixed-gain, non-ADC-coupled applications where board space permits discrete clamp/level-shift circuitry. | Select AD8421ARZ only if existing design uses its specific gain table or requires higher bandwidth (12MHz @ G=1) at expense of noise and integration. |
| INA828IDRCT | Lower supply range (±2.25V to ±18V), no CLLO/CLHI pins; level shifting requires external op-amp; 125°C rating confirmed but offset drift (1µV/°C) is higher. | Ideal for cost-sensitive, lower-precision industrial sensors where ±0.1°C or ±0.01% accuracy suffices. | Choose INA828IDRCT when budget constraints outweigh need for integrated clamping and sub-µV/°C drift performance. |
Compared with AD8421ARZ and INA828IDRCT, the LT6372HMSE-1#PBF uniquely combines laser-trimmed 60µV offset, integrated clamps, and split-reference level shifting in a single MSOP package-reducing component count by ≥4 passive devices and eliminating layout-sensitive external networks required by alternatives.
Availability
LT6372HMSE-1#PBF is available at Aetrix Electronics and suitable for industrial sensor conditioning, high-accuracy data acquisition, and medical instrumentation requiring stable component supply across extended temperature ranges.
Supply support for LT6372HMSE-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LT6372 family was designed specifically for precision sensor signal conditioning into high-resolution ADCs, integrating clamping, level shifting, and ultra-low-drift amplification to simplify front-end design while maintaining metrology-grade accuracy.
FAQ
What is the maximum operating temperature specification for the LT6372HMSE-1#PBF?
The LT6372HMSE-1#PBF is fully specified over the –40°C to 125°C temperature range, with absolute maximum junction temperature rated at 150°C. This H-grade qualification makes it suitable for under-hood automotive, motor drive feedback, and industrial control applications where ambient temperatures exceed 85°C.
Does the LT6372HMSE-1#PBF require external components to achieve level shifting for ADC interfacing?
No. The LT6372HMSE-1#PBF incorporates a split-reference architecture using REF1 and REF2 pins, enabling direct level shifting of the output to the midpoint of an ADC's input range (e.g., VREF/2) without external op-amps or resistive dividers-reducing component count and layout sensitivity in the LT6372HMSE-1#PBF design.
How does the LT6372HMSE-1#PBF implement output clamping, and what are the voltage thresholds?
The LT6372HMSE-1#PBF uses dedicated CLLO and CLHI pins to define programmable output clamp limits. When voltages are applied to these pins, the output is clamped to VCLLO – 0.45V (typical) and VCLHI + 0.45V (typical), protecting downstream ADC inputs from overvoltage. These thresholds are guaranteed over –40°C to 125°C per the LT6372HMSE-1#PBF datasheet.
What is the gain error specification for the LT6372HMSE-1#PBF at G = 100, and how is it achieved?
At G = 100, the LT6372HMSE-1#PBF guarantees 0.12% max gain error, enabled by laser trimming of internal 12.1kΩ resistors and the G = 1 + 24.2kΩ/RG equation. Using a standard 243Ω 1% resistor achieves precise integer gain, minimizing sensitivity to external resistor tolerance and PCB parasitics in the LT6372HMSE-1#PBF implementation.
Can the LT6372HMSE-1#PBF operate from a single supply, and what are the limitations?
Yes-the LT6372HMSE-1#PBF supports single-supply operation down to +4.75V total supply (e.g., +4.75V and GND), but output swing is reduced to –1.8V to +1.3V (RL = 10kΩ) and input common-mode range narrows. For optimal performance, dual supplies (±2.375V to ±17.5V) are recommended; all specifications in the LT6372HMSE-1#PBF datasheet assume dual-rail operation unless noted.
LT6372HMSE-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 11V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 3.1 MHz
- Current - Input Bias:
- 100 pA
- Voltage - Input Offset:
- 10 µV
- Current - Supply:
- 2.75mA
- Current - Output / Channel:
- 55 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 35 V
- Operating Temperature:
- -40°C ~ 125°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-MSOP-EP
LT6372HMSE-1#PBF FAQ
1.How can I place an order for LT6372HMSE-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT6372HMSE-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT6372HMSE-1#PBF reliable?
The price and inventory of LT6372HMSE-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT6372HMSE-1#PBF is usually 5 days.
3.What payment methods are accepted for LT6372HMSE-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT6372HMSE-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT6372HMSE-1#PBF?
LT6372HMSE-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT6372HMSE-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT6372HMSE-1#PBF?
For technical support, including LT6372HMSE-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT6372HMSE-1#PBF requirements.
6.How does Aetrix verify that LT6372HMSE-1#PBF is sourced from the original manufacturer or authorized distributors?
All LT6372HMSE-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT6372HMSE-1#PBF meets industry standards.
7.What is the process for return or replacement of LT6372HMSE-1#PBF?
All LT6372HMSE-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT6372HMSE-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT6372HMSE-1#PBF part is unused and in its original packaging.
Return procedure for LT6372HMSE-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT6372HMSE-1#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

