Analog Devices Inc. LT6372IMSE-0.2#PBF
- Part No.:
- LT6372IMSE-0.2#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LT6372IMSE-0.2#PBF.pdf
- Description:
- IC INST AMP 1 CIRCUIT 16MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:109
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT6372IMSE-0.2#PBF from Analog Devices is a precision funneling instrumentation amplifier with integrated level shift, output clamping, and EMI filtering. It delivers 60µV max input offset voltage, 80dB min DC CMRR at G=0.2, and 4MHz –3dB bandwidth (G=0.2), enabling high-fidelity ±10V bridge sensor signal conditioning into 5V ADC input ranges.
For engineers reviewing the LT6372IMSE-0.2#PBF datasheet, LT6372IMSE-0.2#PBF pinout, LT6372IMSE-0.2#PBF application, or LT6372IMSE-0.2#PBF equivalent, this device is selected for demanding data acquisition systems requiring guaranteed gain drift ≤35ppm/°C, sub-1µV/°C offset drift, and robust RF immunity in industrial and medical transducer interfaces.
Technical Context
The LT6372IMSE-0.2#PBF implements a laser-trimmed, three-op-amp instrumentation topology on a proprietary bipolar process, with matched R1/R2 (12.1kΩ) enabling single-resistor gain programming from 0.2 to >200. Its split-reference difference amplifier stage enables precise output level shifting relative to REF1/REF2.
Integrated CLHI/CLLO clamp terminals allow programmable output voltage limiting (±0.45V typical clamp offset), while on-chip EMI filters on both inputs maintain DC precision under harsh RF interference. Gain drift is guaranteed via high-speed automated testing, not just design simulation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Gain Range | G = 0.2 to >200, set by single external resistor RG - eliminates need for matched resistor pairs |
| Input Offset Voltage | 60µV max (–40°C to 85°C) - enables detection of sub-mV signals without calibration drift |
| DC CMRR | 80dB min at G = 0.2 - rejects common-mode noise from unshielded bridge sensors |
| Gain Drift | 35ppm/°C max (G > 0.2) - ensures stable scaling over industrial temperature range |
| Bandwidth | 4MHz at G = 0.2 - supports fast settling (1.8µs to 0.0015%) for high-throughput DAQ |
| Supply Range | ±2.375V to ±17.5V (4.75V to 35V total) - compatible with legacy ±15V and modern low-voltage rails |
| Input Noise | 0.2µVP-P (0.1Hz–10Hz), 7nV/√Hz @ 1kHz - preserves SNR in low-level thermocouple amplification |
Pinout & Package
LT6372IMSE-0.2#PBF is packaged in a 16-lead plastic MSOP (MS16E) with exposed pad (pin 17), rated θJA = 35°C/W. Pin 17 must float or connect to V+ (pin 12).
| Pin | Circuit Role | Design Meaning |
|---|---|---|
| 1 (–RG,F) | Negative gain-set feedback terminal | Connects to external RG; routed separately from –RG,S to minimize PCB trace resistance error |
| 2 (–RG,S) | Negative gain-set sense terminal | Completes Kelvin connection to RG; critical for <0.012% gain error at G=0.2 |
| 4 (–IN) | Negative differential input | High-impedance (225GΩ), low-bias (800pA max) node for bridge/strain gauge return |
| 5 (+IN) | Positive differential input | High-impedance, matched to –IN for >80dB CMRR; accepts ±36V differential input |
| 7 (CLLO) | Low-side clamp reference | Sets lower output limit; output clamps ~0.45V below CLLO voltage - protects ADC input |
| 8 (V–) | Negative supply rail | Requires local bypass capacitor; exposed pad (pin 17) may connect to V– or float per layout |
| 9 (CLHI) | High-side clamp reference | Sets upper output limit; output clamps ~0.45V above CLHI voltage - prevents ADC overvoltage |
| 10 (REF1) | Output reference 1 | Used with REF2 to form level-shift voltage divider; 14kΩ input resistance enables direct DAC interface |
| 11 (OUTPUT) | Amplified, clamped, level-shifted output | Drives 4kΩ load; swing to ±14.7V (±15V supply); short-circuit protected (35mA min) |
| 12 (V+) | Positive supply rail | Requires local bypass capacitor; exposed pad (pin 17) may connect to V+ per thermal requirements |
| 13 (REF2) | Output reference 2 | Paired with REF1 for adjustable output centering; supports 0V to V+ range with ±250ppm gain error |
| 15 (+RG,S) | Positive gain-set sense terminal | Kelvin connection to RG; matches –RG,S path to cancel trace resistance effects |
| 16 (+RG,F) | Positive gain-set feedback terminal | Completes gain loop; routing separation from +RG,S ensures <0.012% gain error at G=0.2 |
Key Features
| Feature | Design Value |
|---|---|
| Single-resistor gain programming | Enables G = 0.2 to >200 with one external RG - reduces BOM count and layout complexity vs. dual-resistor IA |
| Integrated output clamping | CLHI/CLLO pins allow user-defined output voltage limits (±0.45V clamp offset) - eliminates external diode clamps |
| Split-reference level shift | REF1/REF2 inputs enable precise output centering within ADC's 0–5V or ±2.5V range - removes need for external level-shifting op amps |
| On-chip EMI filtering | Integrated RFI filters on +IN/–IN inputs maintain 80dB CMRR in noisy industrial environments - no external RC snubbers required |
| Laser-trimmed precision | 60µV max VOS, 0.6µV/°C max drift, and 35ppm/°C max gain drift - meets Class I medical and high-end test equipment accuracy |
Applications
| Bridge Amplifier | Data Acquisition |
|---|---|
Use Scenario: Amplifying mV-level outputs from full-bridge load cells in weigh scales and structural monitoring. IC Role / Device Role / Timing Role: Precision instrumentation amplifier with programmable gain (G=0.2–100) and ±10V input funneling to 5V ADC range. Use Value: 60µV offset and 0.6µV/°C drift eliminate factory recalibration; integrated clamps protect 16-bit ADC inputs from overload. |
Use Scenario: High-channel-count industrial DAQ systems acquiring signals from multiple sensor types simultaneously. IC Role / Device Role / Timing Role: Signal conditioner with 4MHz bandwidth and 1.8µs settling (0.0015%) enabling 500kSPS aggregate throughput. Use Value: Single-resistor gain setting simplifies firmware-controlled channel configuration; EMI filtering ensures reliable operation near VFDs and motors. |
| Thermocouple Amplifier | Medical Instrumentation |
Use Scenario: Cold-junction compensated thermocouple measurement in HVAC and process control. IC Role / Device Role / Timing Role: Low-noise (0.2µVP-P) IA with programmable gain and level shift to match thermopile output to ADC reference. Use Value: 7nV/√Hz input noise preserves µV-level thermocouple resolution; wide supply range supports battery-powered handheld meters. |
Use Scenario: Patient-connected biosignal amplifiers (ECG, EEG) requiring ultra-low leakage and high CMRR. IC Role / Device Role / Timing Role: Isolated front-end amplifier with 225GΩ input resistance and 80dB DC CMRR for differential biopotential sensing. Use Value: 800pA max input bias current minimizes electrode polarization error; integrated clamps prevent hazardous output excursions during lead disconnect. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8421ARMZ | Fixed G = 10, 10MHz BW, 200nV/√Hz noise, no integrated clamps or level shift | Requires external level-shifting and clamping circuitry; better for high-speed, fixed-gain applications | Select when bandwidth >4MHz is required and system-level clamping can be implemented externally |
| INA826AIDGKR | G = 1–1000 via single resistor, 1.5MHz BW, 12nV/√Hz noise, no CLHI/CLLO pins | Lacks programmable output clamping and split-reference level shift - needs external components for ADC protection/centering | Choose for cost-sensitive, lower-bandwidth DAQ where external clamps are acceptable |
Compared with AD8421ARMZ and INA826AIDGKR, the LT6372IMSE-0.2#PBF uniquely integrates clamp control, level shift, and EMI filtering in a single package - reducing component count, PCB area, and validation effort for precision ±10V sensor interfaces.
Availability
LT6372IMSE-0.2#PBF is available at Aetrix Electronics and suitable for bridge amplifier designs, industrial data acquisition systems, and medical transducer interfaces requiring stable component supply across extended temperature ranges (–40°C to 85°C).
Supply support for LT6372IMSE-0.2#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LT6372 family is designed specifically for high-accuracy sensor signal conditioning - combining laser-trimmed precision, integrated protection features, and flexible gain architecture to simplify front-end design for data acquisition and instrumentation systems.
FAQ
What is the maximum gain achievable with LT6372IMSE-0.2#PBF?
The LT6372IMSE-0.2#PBF supports gain programming from G = 0.2 up to >200 using a single external resistor RG. Gains higher than 200 are possible but require very low RG values (<100Ω), where PCB and package lead resistance become significant error sources. For production designs, Analog Devices specifies G ≤ 200 to ensure guaranteed 0.15% gain accuracy at G = 100.
How does the LT6372IMSE-0.2#PBF implement output level shifting?
The LT6372IMSE-0.2#PBF uses a split-reference architecture with dedicated REF1 and REF2 pins. When REF1 and REF2 are driven with different voltages (e.g., 0V and 5V), the output is level-shifted to the midpoint (2.5V) plus gain × (V+IN – V–IN). This eliminates external op-amps for ADC input centering and maintains 0.5V/V REF gain with ±75ppm error.
Can LT6372IMSE-0.2#PBF operate from a single supply?
Yes, the LT6372IMSE-0.2#PBF supports single-supply operation from 4.75V to 35V total supply voltage. Its input common-mode range extends from V– + 1.8V to V+ – 1.4V, and output swing reaches within 0.5V of each rail (e.g., 0.7V to 1.4V with ±2.375V supplies). For true single-ended use, REF1/REF2 must be biased appropriately to establish the output DC operating point.
What is the purpose of the separate +RG,F/+RG,S and –RG,F/–RG,S pins?
The LT6372IMSE-0.2#PBF provides Kelvin connections for the external gain-setting resistor RG: +RG,F/+RG,S and –RG,F/–RG,S. This four-terminal configuration cancels errors from PCB trace resistance and solder joint variations, enabling <0.012% gain error at G = 0.2. Routing +RG,F and +RG,S on separate traces - and similarly for the negative side - is mandatory to achieve specified accuracy.
Does LT6372IMSE-0.2#PBF include EMI protection, and how is it implemented?
Yes, the LT6372IMSE-0.2#PBF integrates RFI filters on both +IN and –IN inputs. These on-chip filters maintain 80dB CMRR in the presence of harsh RF interference (e.g., from switch-mode power supplies or radio transmitters), eliminating the need for external RC snubber networks. Performance is verified per IEC 61000-4-3 radiated immunity testing.
LT6372IMSE-0.2#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-TFSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 3.5V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 4 MHz
- Current - Input Bias:
- 100 pA
- Voltage - Input Offset:
- 15 µV
- Current - Supply:
- 2.75mA
- Current - Output / Channel:
- 55 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 35 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 16-MSOP-EP
LT6372IMSE-0.2#PBF FAQ
1.How can I place an order for LT6372IMSE-0.2#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT6372IMSE-0.2#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT6372IMSE-0.2#PBF reliable?
The price and inventory of LT6372IMSE-0.2#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT6372IMSE-0.2#PBF is usually 5 days.
3.What payment methods are accepted for LT6372IMSE-0.2#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT6372IMSE-0.2#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT6372IMSE-0.2#PBF?
LT6372IMSE-0.2#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT6372IMSE-0.2#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT6372IMSE-0.2#PBF?
For technical support, including LT6372IMSE-0.2#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT6372IMSE-0.2#PBF requirements.
6.How does Aetrix verify that LT6372IMSE-0.2#PBF is sourced from the original manufacturer or authorized distributors?
All LT6372IMSE-0.2#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT6372IMSE-0.2#PBF meets industry standards.
7.What is the process for return or replacement of LT6372IMSE-0.2#PBF?
All LT6372IMSE-0.2#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT6372IMSE-0.2#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT6372IMSE-0.2#PBF part is unused and in its original packaging.
Return procedure for LT6372IMSE-0.2#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT6372IMSE-0.2#PBF Tags

-
LM358DT
STMicroelectronics

-
LM358DR
Texas Instruments

-
LM2904DR
Texas Instruments

-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments

-
MCP6006T-E/OT
Microchip Technology

-
MCP6006UT-E/OT
Microchip Technology

-
LM324PWR
Texas Instruments

-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments

-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

