My Inquiry
My Account
Analog Devices Inc. LT6372IUDC-1#PBF
- Part No.:
- LT6372IUDC-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Instrumentation, Op Amps, Buffer Amps
- Package:
- 20-WFQFN Exposed Pad
- Datasheet:
-
LT6372IUDC-1#PBF.pdf
- Description:
- IC INST AMP 1 CIRCUIT 20QFN
- Quantity:
- Payment:
- Shipping:
Inventory:2,756
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT6372IUDC-1#PBF from Analog Devices is a precision instrumentation amplifier with integrated output clamping and split-reference level shifting, delivering 60µV max input offset voltage, 86dB min DC CMRR at G=1, and 3.1MHz –3dB bandwidth at unity gain. It enables high-accuracy bridge and thermocouple signal conditioning for industrial data acquisition systems interfacing to 16-bit ADCs like LTC2367-16.
For engineers reviewing the LT6372IUDC-1#PBF datasheet, LT6372IUDC-1#PBF pinout, LT6372IUDC-1#PBF application, or LT6372IUDC-1#PBF equivalent, key selection criteria include guaranteed gain drift ≤35ppm/°C (G>1), integrated RFI filtering on inputs, ±0.6µV/°C max input offset drift, and dual clamp pin support for ADC input protection without external diodes.
Technical Context
The LT6372IUDC-1#PBF implements an enhanced three-op-amp instrumentation topology with laser-trimmed 12.1kΩ internal resistors enabling accurate gain setting via single external RG (G = 1 + 24.2k/RG). Its proprietary bipolar process ensures long-term stability and low thermal hysteresis (±3µV input offset hysteresis over –40°C to 125°C).
It features a split-reference difference amplifier stage that directly references output to the average of REF1 and REF2, allowing precise level shifting to VREF/2 for optimal ADC dynamic range utilization. Integrated CLHI/CLLO pins provide programmable output clamping with typical ±0.5V clamp offsets relative to applied clamp voltages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Offset Voltage | 60µV max - enables detection of sub-mV differential signals in strain gauge and thermocouple applications without calibration drift. |
| Gain Range | G = 1 to >1000 - set by single external resistor RG; supports wide dynamic range sensing from mV to V-level inputs. |
| DC CMRR | 86dB min at G=1 - rejects common-mode noise in noisy industrial environments with unbalanced source impedances. |
| –3dB Bandwidth | 3.1MHz at G=1 - supports fast transient response in motor current sensing and real-time control loops. |
| Supply Range | 4.75V to 35V - operates from single 5V or dual ±15V rails, simplifying power architecture in mixed-signal systems. |
| Output Clamp Accuracy | CLLO clamp: –0.45V to –0.74V below CLLO voltage; CLHI clamp: +0.45V to +0.755V above CLHI voltage - protects downstream ADC inputs within defined safe margins. |
| Input Noise Density | 7nV/√Hz at 1kHz - preserves SNR in low-level sensor interfaces where signal amplitudes are <10mV. |
Pinout & Package
The LT6372IUDC-1#PBF is housed in a 20-lead 3mm × 4mm plastic QFN package (UDC) with exposed pad connected to V– (Pin 7). Pin numbering follows top-view orientation with Pin 1 at top-left corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| +IN (Pin 5) | Positive Input Terminal | High-impedance differential input node; accepts sensor-side positive signal with 225GΩ input resistance. |
| –IN (Pin 2) | Negative Input Terminal | High-impedance differential input node; complements +IN for true differential measurement. |
| +RG,F / +RG,S (Pins 17, 18) | Gain Set Resistor Feed | Separate connections to external RG ensure minimal PCB trace resistance error in high-precision gain setting. |
| –RG,F / –RG,S (Pins 19, 20) | Gain Set Resistor Return | Paired with +RG pins to form Kelvin connection for RG, critical for maintaining 0.01% gain accuracy at G=1. |
| REF1 / REF2 (Pins 12, 15) | Output Reference Inputs | Form split-reference network; output = (REF1 + REF2)/2 + G×(V+IN – V–IN); enables direct level shift to ADC mid-scale. |
| CLHI / CLLO (Pins 10, 8) | Output Clamp Control | Define upper/lower output voltage limits; clamp activation occurs when output exceeds CLHI + 0.45V or falls below CLLO – 0.45V. |
| OUTPUT (Pin 13) | Amplified Single-Ended Output | Drives ADC input directly; swing limited to –14.9V/+14V (±15V supply) with 10kΩ load; supports rail-to-rail clamping via CL pins. |
| V+ / V– (Pins 14, 7) | Power Supply Rails | Accept 4.75V–35V total supply; exposed pad tied to V– improves thermal performance and PSRR. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated RFI Filter | On-chip EMI filtering on +IN/–IN pins maintains DC precision in presence of 20kHz+ RF interference without external RC networks. |
| Laser-Trimmed Precision | Factory-trimmed input offset (60µV max), gain resistors (12.1kΩ ±0.12%), and CMRR components ensure guaranteed performance across temperature. |
| Split-Reference Level Shift | Output referenced to (REF1 + REF2)/2 eliminates need for external level-shifting op amps or resistive dividers when driving unipolar ADCs. |
| Programmable Output Clamping | Dual CLHI/CLLO pins allow independent setting of output ceiling/floor voltages, preventing ADC saturation during overrange transients. |
| Low Gain Drift | 35ppm/°C max (G>1) - reduces calibration frequency in field-deployed equipment operating across –40°C to 85°C industrial range. |
Applications
| Bridge Amplifier | Data Acquisition |
|---|---|
Use Scenario: Amplifying low-level mV outputs from full-bridge pressure sensors in hydraulic control systems. IC Role / Device Role / Timing Role: Precision instrumentation amplifier providing gain, common-mode rejection, and output clamping before 16-bit SAR ADC. Use Value: 60µV offset and 86dB CMRR enable resolution of <10µV differential signals amid 10V common-mode noise from solenoid drivers. | Use Scenario: Signal conditioning front-end for modular industrial DAQ modules sampling multiple sensor types. IC Role / Device Role / Timing Role: Configurable gain amplifier with level-shifted output compatible with shared 2.5V reference ADCs. Use Value: Single-resistor gain programming (G=1–1000) and REF1/REF2 level shift simplify firmware-driven channel configuration without hardware changes. |
| Thermocouple Amplifier | Strain Gauge Amplifier |
Use Scenario: Cold-junction compensated K-type thermocouple interface in furnace temperature controllers. IC Role / Device Role / Timing Role: High-impedance, low-drift amplifier rejecting millivolt-level thermocouple EMF with integrated cold-junction reference biasing. Use Value: ±0.6µV/°C input offset drift minimizes temperature-induced calibration error over 0–1000°C measurement range. | Use Scenario: Wheatstone bridge output amplification in structural health monitoring load cells. IC Role / Device Role / Timing Role: Low-noise (7nV/√Hz), high-linearity (≤50ppm nonlinearity at G=100) amplifier driving precision delta-sigma ADCs. Use Value: 0.01% max gain error at G=1 and 35ppm/°C gain drift ensure repeatability of microstrain measurements across thermal cycling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar instrumentation amplifier applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD8421ARMZ | Higher input bias current (1nA vs 0.8nA max), no integrated output clamping or level-shift reference pins | Requires external clamping diodes and level-shift circuitry for ADC interface; better suited for high-speed (>10MHz) applications | Select AD8421ARMZ only if bandwidth >10MHz is required and board space allows discrete clamp/level-shift components. |
| INA826IDRCT | Lower supply voltage range (2.7V–36V), higher gain drift (50ppm/°C vs 35ppm/°C), no CLHI/CLLO pins | Lacks programmable clamping; requires external protection for ADC inputs; optimized for battery-powered portable instruments | Choose INA826IDRCT when ultra-low quiescent current (1.2mA) is prioritized over clamping functionality and industrial temperature stability. |
Compared with AD8421ARMZ and INA826IDRCT, the LT6372IUDC-1#PBF uniquely integrates output clamping and split-reference level shifting-reducing BOM count by two op amps and four diodes while guaranteeing lower gain drift and input offset voltage over the –40°C to 85°C range.
Availability
LT6372IUDC-1#PBF is available at Aetrix Electronics and suitable for industrial data acquisition, bridge sensor interfaces, thermocouple measurement systems, and strain gauge signal conditioning requiring stable component supply across extended temperature ranges.
Supply support for LT6372IUDC-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LT6372-1 product line was designed specifically for high-accuracy sensor signal conditioning in harsh industrial environments, emphasizing guaranteed DC precision, integrated ADC interface features, and robustness against EMI and thermal drift.
FAQ
What is the maximum gain achievable with LT6372IUDC-1#PBF and how is it set?
The LT6372IUDC-1#PBF supports gains from G = 1 to >1000, set by a single external resistor RG using the formula G = 1 + 24.2kΩ/RG. For G = 1000, RG = 24.3Ω (1% standard value); however, very low RG values increase sensitivity to PCB trace resistance, so gains >100 require careful layout per the datasheet's Kelvin connection guidance for +RG,F/+RG,S and –RG,F/–RG,S pins.
Does LT6372IUDC-1#PBF require external components for output clamping?
No, the LT6372IUDC-1#PBF integrates output clamping functionality via dedicated CLHI and CLLO pins - no external diodes or resistors are needed. Applying appropriate voltages to these pins (e.g., CLLO = 0V, CLHI = 5V) configures the output to clamp at approximately CLLO – 0.5V and CLHI + 0.5V, protecting connected ADC inputs within defined safe margins without additional components.
How does the split-reference architecture of LT6372IUDC-1#PBF simplify ADC interfacing?
The LT6372IUDC-1#PBF uses REF1 and REF2 pins to define its output reference point as (REF1 + REF2)/2. By tying REF1 to ground and REF2 to 5V, the output centers at 2.5V - matching the mid-scale of a 0–5V ADC input range. This eliminates external level-shifting op amps or resistor dividers, reducing component count, board area, and potential error sources in precision measurement systems.
What is the operating temperature range specified for LT6372IUDC-1#PBF?
The LT6372IUDC-1#PBF is rated for operation from –40°C to +85°C (I-grade), as confirmed in the Order Information table. This specification applies to the UDC (20-pin QFN) package variant and covers all electrical characteristics including input offset voltage (±60µV max), gain drift (35ppm/°C max for G>1), and output swing performance under load.
Can LT6372IUDC-1#PBF operate from a single 5V supply?
Yes, the LT6372IUDC-1#PBF supports single-supply operation down to 4.75V total supply voltage (e.g., V+ = 5V, V– = 0V). In this configuration, output swing is specified as –2.3V/+1.6V (RL = 10kΩ), and level shifting must be configured using REF1/REF2 to maintain headroom - for example, setting REF1 = 0V and REF2 = 2.5V yields a 2.5V-centered output compatible with unipolar ADCs.
LT6372IUDC-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Amplifier Type:
- Instrumentation
- Number of Circuits:
- 1
- Output Type:
- -
- Slew Rate:
- 11V/µs
- Gain Bandwidth Product:
- -
- -3db Bandwidth:
- 3.1 MHz
- Current - Input Bias:
- 100 pA
- Voltage - Input Offset:
- 10 µV
- Current - Supply:
- 2.75mA
- Current - Output / Channel:
- 55 mA
- Voltage - Supply Span (Min):
- 4.75 V
- Voltage - Supply Span (Max):
- 35 V
- Operating Temperature:
- -40°C ~ 85°C
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 20-QFN (3x4)
LT6372IUDC-1#PBF FAQ
1.How can I place an order for LT6372IUDC-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT6372IUDC-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT6372IUDC-1#PBF reliable?
The price and inventory of LT6372IUDC-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT6372IUDC-1#PBF is usually 5 days.
3.What payment methods are accepted for LT6372IUDC-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT6372IUDC-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT6372IUDC-1#PBF?
LT6372IUDC-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT6372IUDC-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT6372IUDC-1#PBF?
For technical support, including LT6372IUDC-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT6372IUDC-1#PBF requirements.
6.How does Aetrix verify that LT6372IUDC-1#PBF is sourced from the original manufacturer or authorized distributors?
All LT6372IUDC-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT6372IUDC-1#PBF meets industry standards.
7.What is the process for return or replacement of LT6372IUDC-1#PBF?
All LT6372IUDC-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT6372IUDC-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT6372IUDC-1#PBF part is unused and in its original packaging.
Return procedure for LT6372IUDC-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT6372IUDC-1#PBF Tags
-
LM358DT
STMicroelectronics
-
LM358DR
Texas Instruments
-
LM2904DR
Texas Instruments
-
LM358ADR
Texas Instruments
-
LM2904DGKR
Texas Instruments
-
LM324DR
Texas Instruments
-
MCP6006T-E/OT
Microchip Technology
-
MCP6006UT-E/OT
Microchip Technology
-
LM324PWR
Texas Instruments
-
LM2902PWR
Texas Instruments
-
LM2902DR
Texas Instruments
-
LM358P
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
