Analog Devices Inc. LT6411CUD#PBF
- Part No.:
- LT6411CUD#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Special Purpose Amplifiers
- Package:
- 16-WFQFN Exposed Pad
- Datasheet:
-
LT6411CUD#PBF.pdf
- Description:
- IC OPAMP GP 2 CIRCUIT 16QFN
- Quantity:
- Payment:

- Shipping:

Inventory:121
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LT6411CUD#PBF from Analog Devices (formerly Linear Technology) is a dual high-speed differential amplifier optimized as an ADC driver with individually selectable gains of +1, +2, and –1. It delivers 650MHz small-signal bandwidth, 3300V/µs slew rate, and –87dBc IM3 at 30MHz while driving 2VP-P differential outputs - enabling high-fidelity signal conditioning for 14-bit, 80Msps ADCs like the LTC2249 in communications and instrumentation systems.
For engineers reviewing the LT6411CUD#PBF datasheet, LT6411CUD#PBF pinout, LT6411CUD#PBF application, or LT6411CUD#PBF equivalent, key selection criteria include its 3mm × 3mm 16-pin QFN package, ±2.25V to ±6.3V supply flexibility, 6ns 0.1% settling time, differential gain/phase accuracy (0.02%/0.01°), and channel isolation (50dB @ 100MHz) - all critical for high-resolution data acquisition and video line driving.
Technical Context
The LT6411CUD#PBF integrates two fully independent amplifiers on a proprietary low-voltage complementary bipolar process. Each channel uses internal 370Ω gain-setting resistors and supports three discrete gain configurations via external input pin connections - no external resistors required. Gain selection is purely hardware-configurable: IN+ and IN– pin terminations define +1 (noninverting), +2 (noninverting), or –1 (inverting) per channel.
It features TTL-compatible enable control (EN pin referenced to DGND), delivering <350µA quiescent current per amplifier when disabled and 8mA when active. The exposed pad (Pin 17) is internally tied to VEE, requiring soldering to PCB ground plane only in single-supply configurations - split-supply layouts must isolate it from system ground to avoid shorting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Small-Signal Bandwidth | 650MHz –3dB: supports wideband IF sampling up to UHF frequencies without gain peaking or phase distortion. |
| Slew Rate | 3300V/µs: enables clean 2V step response with 6ns 0.1% settling - essential for fast transient fidelity in pulsed radar or burst-mode comms. |
| OIP3 @ 30MHz | 46.5dBm: provides high linearity when driving ADCs with composite 30MHz tones - minimizes intermodulation corruption in multi-carrier systems. |
| Differential Gain/Phase | 0.02% / 0.01°: meets broadcast video timing standards (e.g., NTSC/PAL) for analog video line driving without color shift or geometry error. |
| Supply Range | ±2.25V to ±6.3V (4.5V–12.6V total): allows operation from low-noise ±3V rails or high-headroom ±5V supplies - compatible with both portable and industrial power domains. |
| Channel Separation | 50dB @ 100MHz: ensures minimal crosstalk between channels during simultaneous high-frequency signal processing - critical for dual-channel I/Q demodulators. |
| Enable Current | ≤50µA EN pin leakage: permits direct microcontroller GPIO control without level-shifting or pull-up burden - simplifies power-gating in battery-powered systems. |
Pinout & Package
LT6411CUD#PBF is housed in a 3mm × 3mm, 16-pin plastic QFN package (UD grade) with exposed thermal pad (Pin 17) connected internally to VEE. All supply pins are isolated internally and require individual bypassing. Pin 4 (NC) must remain unconnected.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| IN1+, IN2+ | High-impedance positive inputs (400kΩ) | No internal termination; require external DC bias or AC coupling networks - critical for common-mode voltage control in ADC interfaces. |
| IN1–, IN2– | Internal 370Ω resistor nodes to inverting inputs | Define gain configuration (+1/+2/–1) via connection to signal or ground - floating prohibited due to parasitic AC gain instability. |
| OUT1, OUT2 | Differential output terminals | Capable of ±3.25V swing into 150Ω loads; high-Z when disabled - supports seamless integration with transformer-coupled or resistor-terminated ADC front-ends. |
| VCC (Pins 6, 9, 10) | Positive supply inputs (isolated) | Must be individually bypassed; internal isolation preserves channel separation - prevents supply-induced crosstalk in dual-channel operation. |
| VEE (Pins 1, 2, 3, 7) | Negative supply inputs (isolated) | All four pins require external connection; exposed pad (Pin 17) ties to VEE - mandates proper thermal grounding in single-supply designs. |
| EN | TTL-compatible enable control | Pulled high internally (46kΩ); logic-low (≤0.4V) enables amplifiers - enables dynamic power scaling in time-interleaved or burst-mode systems. |
| DGND | Digital ground reference for EN pin | Must be referenced within –0.5V to +5.5V of EN; not tied to analog ground - avoids enable circuit latch-up in mixed-signal layouts. |
Key Features
| Feature | Design Value |
|---|---|
| No external gain resistors required | Reduces BOM count and layout area; eliminates resistor matching errors and thermal drift - improves gain stability over temperature and signal amplitude. |
| User-selectable ±1, +2 gain per channel | Enables flexible signal routing: e.g., one channel as inverting gain –1 for polarity inversion, the other as noninverting +2 for single-ended-to-differential conversion with system gain of 2. |
| 6ns 0.1% settling time (2V step) | Supports high-throughput ADC sampling without aperture uncertainty - critical for time-of-flight measurement and digital oscilloscope front-ends. |
| 4.2°C/W junction-to-case thermal resistance | Enables sustained full-power operation at ambient temperatures up to 85°C with minimal heatsinking - suitable for compact, sealed industrial enclosures. |
| –77dB SFDR @ 30MHz (2VP-P) | Ensures >12.8 effective bits of dynamic range when driving 14-bit ADCs - preserves resolution in demanding spectral analysis and software-defined radio applications. |
Applications
| Communications IF Sampling | High-Speed Data Acquisition |
|---|---|
|
Use Scenario: Driving the differential inputs of an LTC2249 14-bit, 80Msps ADC in a 30MHz IF receiver chain for LTE base station monitoring. IC Role / Device Role / Timing Role: Dual-channel ADC driver providing matched gain, phase, and delay to preserve I/Q signal integrity across the entire 20MHz channel bandwidth. Use Value: Achieves –87dBc IM3 and 46.5dBm OIP3 at 30MHz, enabling accurate multi-tone analysis without post-processing correction. |
Use Scenario: Conditioning sensor outputs from precision strain gauges and thermocouples prior to digitization in automated test equipment. IC Role / Device Role / Timing Role: High-linearity, low-noise amplifier with 0.02% differential gain accuracy and 0.01° phase matching - preserving analog fidelity across dual-channel measurements. Use Value: Delivers 650MHz bandwidth and 6ns settling to support rapid channel switching and oversampling without settling error. |
| Broadcast Video Line Driver | Medical Ultrasound Beamforming |
|
Use Scenario: Transmitting RGB or YUV component video signals over coaxial cable in professional studio equipment. IC Role / Device Role / Timing Role: Differential video driver with 200MHz ±0.1dB flatness and 0.02%/0.01° gain/phase accuracy - maintaining color fidelity and spatial resolution. Use Value: Meets SMPTE 259M timing jitter and amplitude flatness requirements without external equalization or calibration. |
Use Scenario: Amplifying and phase-aligning echo return signals from 128-element transducer arrays in real-time ultrasound imaging systems. IC Role / Device Role / Timing Role: Low-crosstalk (50dB @ 100MHz), high-bandwidth amplifier enabling precise time-delay beam steering across parallel receive paths. Use Value: Supports >15MHz analog bandwidth per channel with sub-nanosecond inter-channel skew - critical for high-frame-rate B-mode imaging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar differential ADC driver applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| THS4561IRGET | Lower bandwidth (400MHz), higher noise (10.5nV/√Hz), fixed +1/+2 gain; requires external resistors for –1 gain. | Less suited for >50MHz IF sampling or video; better for cost-sensitive, lower-frequency DAQ where layout simplicity outweighs performance. | Choose THS4561IRGET if supply voltage is limited to 3.3V and ±0.1dB flatness beyond 100MHz is unnecessary. |
| ADA4940-2ACPZ-R7 | Higher power (12.5mA/ch), lower slew rate (850V/µs), wider supply range (±2.5V to ±5.5V); no integrated enable pin. | Preferred for ultra-low-noise (<4nV/√Hz) applications below 100MHz; unsuitable for burst-mode power gating or sub-10ns settling. | Choose ADA4940-2ACPZ-R7 when optimizing for SNR over speed, and when continuous operation without shutdown is acceptable. |
Compared with THS4561IRGET and ADA4940-2ACPZ-R7, LT6411CUD#PBF uniquely combines 650MHz bandwidth, 3300V/µs slew rate, integrated enable, and resistorless gain selection - making it optimal for high-speed, power-aware, and layout-constrained ADC interface designs.
Availability
LT6411CUD#PBF is available at Aetrix Electronics and suitable for high-speed data acquisition, communications infrastructure, broadcast video, and medical imaging systems requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for LT6411CUD#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LT6411CUD#PBF belongs to ADI's legacy Linear Technology high-speed amplifier portfolio, engineered specifically for precision differential signal conditioning in ADC front-ends, video transmission, and instrumentation - emphasizing bandwidth, linearity, and layout robustness.
FAQ
What is the maximum supply voltage for LT6411CUD#PBF?
The LT6411CUD#PBF supports a total supply voltage range of ±2.25V to ±6.3V (4.5V to 12.6V). Absolute maximum ratings specify 12.6V between VCC and VEE; exceeding this risks permanent damage. Operation at ±6V is fully characterized and recommended for maximum output swing and linearity.
Can LT6411CUD#PBF drive a 50Ω load directly?
No - the LT6411CUD#PBF is designed to drive high-impedance ADC inputs (e.g., LTC2249) or transformer-coupled loads, not 50Ω coaxial lines. Its specified output swing (±3.25V into 150Ω) and OIP3 values assume high-Z loading; direct 50Ω termination degrades linearity and may exceed output current limits (±70mA).
How is gain configured on LT6411CUD#PBF?
Gain is set per channel by connecting IN+ and IN– pins to signal or ground per Table 1 in the datasheet: IN+ to signal and IN– to ground yields +1; IN+ to signal and IN– to signal yields +2; IN+ to ground and IN– to signal yields –1. No external resistors are needed - the internal 370Ω network defines all three gains.
What is the function of the exposed pad (Pin 17) on LT6411CUD#PBF?
The exposed pad (Pin 17) is internally connected to VEE and must be soldered to the PCB. In single-supply operation (e.g., VCC = 5V, VEE = 0V), it serves as thermal and electrical ground. In split-supply designs (e.g., ±5V), it must connect only to the VEE net - never to system ground - to prevent shorting the negative rail.
Does LT6411CUD#PBF support single-supply operation?
Yes - LT6411CUD#PBF operates from a single 4.5V to 12.6V supply. When using single-supply, DGND must be tied to the same potential as VEE (typically 0V), and input common-mode voltage must stay within VEE + 1V to VCC – 1V (e.g., 1V to 4V for 5V supply) to avoid clipping.
LT6411CUD#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-WFQFN Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Type:
- Differential
- Applications:
- Driver
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 16-QFN (3x3)
LT6411CUD#PBF FAQ
1.How can I place an order for LT6411CUD#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LT6411CUD#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LT6411CUD#PBF reliable?
The price and inventory of LT6411CUD#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LT6411CUD#PBF is usually 5 days.
3.What payment methods are accepted for LT6411CUD#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LT6411CUD#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LT6411CUD#PBF?
LT6411CUD#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LT6411CUD#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LT6411CUD#PBF?
For technical support, including LT6411CUD#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LT6411CUD#PBF requirements.
6.How does Aetrix verify that LT6411CUD#PBF is sourced from the original manufacturer or authorized distributors?
All LT6411CUD#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LT6411CUD#PBF meets industry standards.
7.What is the process for return or replacement of LT6411CUD#PBF?
All LT6411CUD#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LT6411CUD#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LT6411CUD#PBF part is unused and in its original packaging.
Return procedure for LT6411CUD#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LT6411CUD#PBF Tags

-
TSM103WIDT
STMicroelectronics

-
LM392M/NOPB
Texas Instruments

-
MCP6S93T-E/UN
Microchip Technology

-
INA137UA/2K5
Texas Instruments

-
INA134UA/2K5
Texas Instruments

-
TS34118CS28 RDG
Taiwan Semiconductor Corporation

-
SI8920BC-IPR
Skyworks Solutions Inc.

-
ADUM3190ARQZ-RL7
Analog Devices Inc.

-
ADUM3190ARQZ
Analog Devices Inc.

-
AMC1311BDWVR
Texas Instruments

-
AMC1350DWVR
Texas Instruments

-
ADUM3190SRQZ-RL7
Analog Devices Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

