Analog Devices Inc. LTC1099CN#PBF
- Part No.:
- LTC1099CN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 20-DIP (0.300", 7.62mm)
- Datasheet:
-
LTC1099CN#PBF.pdf
- Description:
- IC ADC 8BIT FLASH 20DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,520
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1099CN#PBF from Analog Devices (formerly Linear Technology) is a high-speed 8-bit analog-to-digital converter with integrated sample-and-hold, designed for microprocessor interfacing in real-time data acquisition systems. It delivers 2.5 µs conversion time in both RD and WR/RD modes, supports 2.5 V/µs input slew rate, operates from a single 5 V supply, and features latched three-state outputs with overflow flag - enabling direct connection to 8-bit data buses in industrial control and test instrumentation.
For engineers reviewing the LTC1099CN#PBF datasheet, LTC1099CN#PBF pinout, LTC1099CN#PBF application, or LTC1099CN#PBF equivalent, key selection considerations include its internal S/H acquisition time (240 ns), total unadjusted error (±1 LSB), TC-pin-adjustable conversion timing, stand-alone operation capability, and compatibility with common 8-bit microcontrollers such as TMS320C25.
Technical Context
The LTC1099CN#PBF implements a 2-step semi-flash ADC architecture using dual 4-bit flash converters and a shared switched-capacitor comparator, reducing comparator count from 255 (full flash) to 16 while maintaining monotonicity and no missing codes. Its internal sample-and-hold has 110 ns aperture time and 240 ns acquisition time, enabling accurate digitization of up to 156 kHz full-scale sine inputs.
Digital interface supports three operational modes: RD mode (conversion triggered by RD↓), WR/RD mode (WR↓ initiates conversion, RD↓ reads data), and Stand-Alone mode (CS/RD held low). All timing is edge-sensitive and internally generated - eliminating external clock or pulse-shaping requirements.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 8-bit, guaranteed no missing codes - ensures monotonic transfer function for precision measurement. |
| Conversion Time | 2.5 µs (typical) in both RD and WR/RD modes - enables 384 kSPS sustained throughput with 700 ns inter-conversion delay. |
| Total Unadjusted Error | ±1 LSB (max) - includes offset, gain, linearity, and hold-step errors; simplifies system calibration. |
| Slew Rate Support | 2.5 V/µs - allows direct digitization of fast-rising signals without external S/H. |
| Supply Voltage | 4.75 V to 5.25 V - compatible with standard TTL/CMOS logic rails and eliminates need for separate analog supplies. |
| Power Dissipation | 75 mW max at 5 V - enables dense PCB layouts without forced cooling in industrial enclosures. |
| Reference Input Range | REF– to VCC (0 V to 5 V typical) - supports flexible scaling from 1 V to 5 V full-scale, with accuracy maintained down to 1 V reference. |
Pinout & Package
Package: 20-lead 0.3" wide plastic DIP (N package), through-hole mount, JEDEC MS-001 compliant, operating temperature range 0°C to 70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN (1) | Analog input | High-impedance node with 60 pF capacitance and 550 Ω series resistance - requires low-output-impedance driver (e.g., LT1006) for settling. |
| DB0–DB7 (2–5, 14–17) | Digital output bus | Three-state latched outputs (DB0 = LSB, DB7 = MSB); active low CS and RD required to enable drive. |
| WR/RDY (6) | Mode-dependent I/O | In WR/RD mode: WR input (edge-triggered start); in RD mode: open-drain RDY output (requires pull-up) for processor ready-stretching. |
| MODE (7) | Interface mode select | Connect to GND for RD mode; connect to VCC for WR/RD mode - no internal pull-down. |
| RD (8) | Read strobe / conversion trigger | Falling edge initiates conversion in RD mode; enables output drivers when CS is low. |
| INT (9) | Interrupt output | Active-low open-drain signal indicating conversion completion - used for interrupt-driven data capture. |
| GND (10) | Analog ground reference | Primary ground return for analog circuitry; must be tied to clean ground plane separate from digital noise sources. |
| REF– (11) | Analog reference low | Low-side reference terminal; typically connected to AGND; forms differential reference with REF+. |
| REF+ (12) | Analog reference high | High-side reference terminal; sets full-scale range (VREF = REF+ − REF–); drives internal 3.2 kΩ resistor ladder. |
| CS (13) | Chip select | Active-high enable; when high, all outputs go high-impedance and inputs are ignored - enables bus sharing. |
| OFL (18) | Overflow flag | Active-low output asserted when VIN > VREF - enables cascading for extended resolution (e.g., 9-bit via second LTC1099). |
| TC (19) | Timing control | Adjusts conversion time via external voltage; open-circuit = 2.5 µs; tie to GND for faster, VCC for slower conversion. |
| VCC (20) | Positive supply | 4.75 V to 5.25 V power rail; requires local 4.7 µF tantalum + 0.1 µF ceramic bypassing per datasheet layout guidelines. |
Key Features
| Feature | Design Value |
|---|---|
| Built-in sample-and-hold | Eliminates external S/H circuitry; 240 ns acquisition time and 2.5 V/µs tracking rate support high-frequency inputs. |
| Edge-sensitive digital interface | No external clock or timing logic needed - RD/WR edges directly control conversion and data read timing. |
| User-adjustable conversion time | TC pin allows fine-tuning from ~1.6 µs to >3.75 µs via resistor divider - balances speed vs. accuracy in mixed-signal systems. |
| Latched three-state outputs | Enables direct connection to shared 8-bit microprocessor data buses without external transceivers or buffers. |
| Overflow output (OFL) | Supports cascaded configurations for higher resolution (e.g., 9-bit) without external logic or FPGA resources. |
Applications
| Industrial Data Acquisition | Test & Measurement Equipment |
|---|---|
Use Scenario: Real-time monitoring of motor current, temperature, and vibration in PLC-based factory automation systems. IC Role / Device Role / Timing Role: Primary 8-bit ADC capturing analog sensor outputs at ≤384 kSPS with deterministic 2.5 µs latency per sample. Use Value: Single-supply operation and no-missing-codes guarantee simplify firmware design and ensure reliable fault detection across temperature. | Use Scenario: Digitizing waveform inputs in portable oscilloscopes and signal analyzers requiring sub-microsecond sampling consistency. IC Role / Device Role / Timing Role: High-fidelity front-end ADC with internal S/H, supporting up to 156 kHz full-scale sine inputs without external hold circuitry. Use Value: 2.5 V/µs slew rate support and ±1 LSB error allow accurate representation of fast transients in battery-powered instruments. |
| Embedded Control Systems | Analog Signal Processing |
Use Scenario: Closed-loop feedback in servo drives where ADC latency directly impacts PID loop stability. IC Role / Device Role / Timing Role: Low-latency ADC interfaced to TMS320C25 DSP via RD mode, delivering deterministic 2.5 µs conversion + 70 ns data valid delay. Use Value: RDY output synchronizes processor read cycles, eliminating software polling and reducing jitter in real-time control loops. | Use Scenario: Two-quadrant analog multiplication in communications modulators, combining baseband and carrier signals. IC Role / Device Role / Timing Role: Digitizing one analog input (e.g., triangle wave) at 300 kHz for feed-forward into DAC-based multiplier architecture. Use Value: Cascadable OFL output and precise 8-bit linearity enable clean AM/DSB generation with <30 dB carrier feedthrough. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 8-bit ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC1099ACN#PBF | Improved accuracy: ±0.75 LSB total unadjusted error vs. ±1 LSB; otherwise identical pinout, timing, and interface. | Suitable for higher-precision measurement where 0.25 LSB improvement justifies cost premium. | Select LTC1099ACN#PBF when system-level calibration budget is constrained and tighter DC accuracy is required. |
| MAX1112CPE+ | Serial SPI interface (vs. parallel), 2.5 µs conversion, ±1 LSB error, but requires external clock and lacks OFL/cascading capability. | Better for space-constrained designs with existing SPI infrastructure; unsuitable for direct 8-bit bus interfacing or resolution extension. | Choose MAX1112CPE+ only if board layout favors serial interface and cascading functionality is not needed. |
Compared with LTC1099ACN#PBF, the LTC1099CN#PBF trades 0.25 LSB accuracy for lower cost in volume production, while MAX1112CPE+ replaces parallel bus simplicity with serial footprint savings - making LTC1099CN#PBF optimal for cost-sensitive, bus-connected industrial controllers requiring cascading.
Availability
LTC1099CN#PBF is available at Aetrix Electronics and suitable for industrial data acquisition, test equipment, embedded control systems, and analog signal processing applications requiring stable component supply, long-term manufacturability, and legacy part continuity.
Supply support for LTC1099CN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains full support for legacy Linear ICs including the LTC1099 family. Linear was renowned for high-performance analog and mixed-signal ICs targeting precision measurement and power management.
The LTC1099 belongs to Linear's high-speed precision ADC product line, engineered specifically for microprocessor-based data acquisition where low-latency, single-supply operation, and integrated S/H reduce system complexity and improve reliability in harsh environments.
FAQ
What is the operating temperature range for the LTC1099CN#PBF?
The LTC1099CN#PBF is specified for commercial temperature operation from 0°C to 70°C. This range is defined by the "C" suffix in the part number and applies to all electrical and timing parameters unless otherwise noted in the datasheet. The device uses the N-package (20-lead PDIP), which has θJA = 130°C/W, allowing safe operation within this range under typical PCB thermal conditions.
Does the LTC1099CN#PBF require an external clock source?
No, the LTC1099CN#PBF does not require an external clock. All timing is generated internally and triggered by edge-sensitive digital inputs (RD or WR). This eliminates clock distribution challenges and reduces BOM count. The conversion time is factory-set to 2.5 µs and can be adjusted via the TC pin, but no external oscillator or clock signal is needed for basic operation.
How is the LTC1099CN#PBF interfaced to an 8-bit microcontroller data bus?
The LTC1099CN#PBF connects directly to an 8-bit microcontroller data bus using its latched three-state outputs (DB0–DB7). With CS and RD held low, outputs drive the bus; RD↑ places outputs in high-impedance state. The RDY signal (WR/RDY pin in RD mode) can be tied to the processor's READY input to automatically stretch read cycles until conversion completes - enabling zero-wait-state operation without software polling.
Can the LTC1099CN#PBF be used without a microprocessor?
Yes, the LTC1099CN#PBF supports Stand-Alone (SA) mode. By tying CS and RD low and applying WR pulses, it continuously performs conversions and updates outputs asynchronously. In this configuration, WR↓ starts each conversion, and new data appears on DB0–DB7 after 2.5 µs. No processor or timing logic is required - ideal for simple digitization tasks like LED bar-graph drivers or analog-to-digital front-ends in dedicated hardware.
What is the purpose of the OFL (overflow) pin on the LTC1099CN#PBF?
On the LTC1099CN#PBF, the OFL pin is an active-low output that asserts when the analog input voltage exceeds the reference voltage (VIN > VREF). This flag enables cascading multiple LTC1099CN#PBF devices to achieve higher resolution - for example, using the OFL signal from a primary converter to enable a secondary converter for the overflow range, effectively extending to 9-bit or more without external comparators or logic.
LTC1099CN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 20-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 8
- Sampling Rate (Per Second):
- 400k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- Flash
- Reference Type:
- External
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 20-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
LTC1099CN#PBF FAQ
1.How can I place an order for LTC1099CN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1099CN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1099CN#PBF reliable?
The price and inventory of LTC1099CN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1099CN#PBF is usually 5 days.
3.What payment methods are accepted for LTC1099CN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1099CN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1099CN#PBF?
LTC1099CN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1099CN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1099CN#PBF?
For technical support, including LTC1099CN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1099CN#PBF requirements.
6.How does Aetrix verify that LTC1099CN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1099CN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1099CN#PBF meets industry standards.
7.What is the process for return or replacement of LTC1099CN#PBF?
All LTC1099CN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1099CN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1099CN#PBF part is unused and in its original packaging.
Return procedure for LTC1099CN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1099CN#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

