Analog Devices Inc. LTC1267CG-ADJ
- Part No.:
- LTC1267CG-ADJ
- Manufacturer:
- Analog Devices Inc.
- Category:
- DC DC Switching Controllers
- Package:
- 28-SSOP (0.209", 5.30mm Width)
- Datasheet:
-
LTC1267CG-ADJ.pdf
- Description:
- IC REG CTRLR BUCK 28SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,949
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1267CG-ADJ from Analog Devices (formerly Linear Technology) is a dual synchronous step-down switching regulator controller with two independent adjustable output channels, 4V–40V input range, up to 95% efficiency, 400kHz max switching frequency, and constant off-time current-mode control architecture. It drives external complementary MOSFET pairs for high-efficiency DC/DC conversion in space-constrained portable power systems.
For engineers reviewing the LTC1267CG-ADJ datasheet, LTC1267CG-ADJ pinout, LTC1267CG-ADJ application, or LTC1267CG-ADJ equivalent, key selection factors include dual-channel independent shutdown, user-programmable current limit via external sense resistor, Burst Mode™ operation for light-load efficiency, VCC sourcing flexibility from regulated outputs, and SSOP-28 package compatibility with high-density layouts.
Technical Context
The LTC1267CG-ADJ implements constant off-time current-mode control per channel, ensuring stable ripple current in each inductor and fast line/load transient response. Each regulator block operates independently with dedicated gate drivers (PGATE/NGATE), current sense inputs (SENSE+/SENSE−), and threshold programming (ITHx).
It supports ultra-low dropout via 100% duty cycle capability and enables efficiency optimization by allowing VCC3/VCC5 to be powered from their respective regulated outputs-reducing driver losses at high VIN. Shutdown is controlled separately per channel (SHDN3/SHDN5) plus master shutdown (MSHDN).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Input Voltage Range | 4V to 40V - supports wide-range industrial and automotive battery inputs without pre-regulation. |
| Max Switching Frequency | 400kHz - balances EMI control, inductor size, and MOSFET switching loss trade-offs. |
| Efficiency | Up to 95% - achieved via synchronous rectification and low-loss gate drive architecture. |
| Shutdown Current | 20µA - enables long battery life in standby mode for portable instruments. |
| Output Configuration | Dual independent adjustable outputs - allows precise setting of both VOUT3 and VOUT5 via external feedback resistors. |
| Control Architecture | Constant off-time current-mode - provides inherent cycle-by-cycle current limiting and excellent transient immunity. |
| Duty Cycle Range | 0% to 100% - supports dropout operation down to VIN ≈ VOUT, critical for battery end-of-discharge scenarios. |
Pinout & Package
Package: 28-pin SSOP (Small Outline Package), 0.300-inch body width, standard JEDEC MS-012AC footprint.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VIN | Main input supply rail | Accepts 4V–40V unregulated input; powers internal logic and gate drivers when EXT VCC not used. |
| PGATE3 / NGATE3 | High-side/low-side gate drivers for Channel 3 | Drive external P-CH/N-CH MOSFET pair; optimized for fast turn-on/turn-off with minimal shoot-through risk. |
| SENSE+3 / SENSE−3 | Current sense differential inputs for Channel 3 | Monitor voltage drop across external sense resistor to regulate peak inductor current and enable overcurrent protection. |
| SHDN3 | Channel 3 enable/disable control | Logic-low = active regulation; >2V = shutdown - allows independent power sequencing per output. |
| VCC3 | Channel 3 driver supply input | Can be tied to VOUT3 for improved efficiency at high VIN, reducing driver conduction loss. |
| ITH3 / ITH5 | Current limit threshold inputs | Set peak current limit per channel via external resistor divider; enables programmable OCP without sensing resistor change. |
| MSHDN | Master shutdown input | Global disable signal overriding individual SHDN pins; ensures coordinated system-level power-down. |
Key Features
| Feature | Design Value |
|---|---|
| Burst Mode™ operation | Maintains >80% efficiency at 1mA load per channel, extending runtime in battery-powered sleep states. |
| Independent micropower shutdown | Each channel draws only 20µA in shutdown, enabling selective power gating without affecting other rails. |
| Synchronous FET switching | Eliminates external Schottky diode losses, improving thermal performance and efficiency above 1A load. |
| 100% duty cycle capability | Supports VOUT ≥ VIN − 0.3V operation, essential for maintaining 3.3V/5V rails during Li-ion battery discharge to 3.4V. |
| VCC sourcing from regulated output | Reduces gate driver power dissipation by >40% at VIN = 24V, directly improving full-load efficiency. |
Applications
| Notebook Power Management | Portable Medical Instrumentation |
|---|---|
Use Scenario: Dual-rail power for CPU core (3.3V) and I/O (5V) in ultra-thin notebooks with limited PCB area and thermal budget. IC Role / Device Role / Timing Role: Dual synchronous buck controller managing independent voltage domains with fast transient response to processor load steps. Use Value: Achieves 94% efficiency at 2A per rail while occupying <0.8 cm² PCB area-critical for fanless thermal design. | Use Scenario: Battery-powered handheld ultrasound device requiring stable 3.3V analog front-end and 5V digital subsystem under variable load. IC Role / Device Role / Timing Role: Dual-output DC/DC controller delivering tightly regulated, low-noise supplies with independent shutdown for subsystem power sequencing. Use Value: Burst Mode™ extends battery life by 3.2 hours at 5mA average load per rail versus continuous mode. |
| Industrial DC Distribution | Test & Measurement Equipment |
Use Scenario: Centralized 24V-to-dual-rail conversion in modular PLC I/O modules with strict EMC requirements. IC Role / Device Role / Timing Role: High-efficiency dual buck controller providing isolated 3.3V logic and 5V sensor interface rails from shared 24V bus. Use Value: Constant off-time control delivers ±1.5% load regulation from 10mA to 2A, minimizing calibration drift across temperature. | Use Scenario: Benchtop multimeter requiring ultra-stable 3.3V reference and 5V microcontroller supply with minimal thermal drift. IC Role / Device Role / Timing Role: Dual synchronous buck controller delivering low-noise, low-ripple outputs using ceramic output capacitors and optimized layout. Use Value: Output ripple <15mVpp at 2A enables 5½-digit ADC accuracy without additional LDO post-regulation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar dual synchronous buck controller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LT8640S-1 | Single-channel, integrated MOSFETs, 2A max per channel, 2.8V–42V input, Silent Switcher® architecture. | Requires two ICs for dual output; superior EMI performance but higher BOM count and cost. | Preferred when board-level EMI compliance is critical and space allows dual IC placement. |
| TPS54290 | Dual-channel, external MOSFETs, 4.5V–42V input, 3.5A per channel, current-mode control, no Burst Mode™. | Lacks light-load efficiency optimization; requires external circuitry for deep-sleep current reduction. | Selected when higher output current (>2A) and robust overtemperature protection are prioritized over standby efficiency. |
Compared with LT8640S-1 and TPS54290, the LTC1267CG-ADJ uniquely combines dual independent adjustable outputs, Burst Mode™ for sub-mA efficiency, and VCC sourcing flexibility-making it optimal for compact, battery-sensitive dual-rail systems where discrete MOSFET optimization is acceptable.
Availability
LTC1267CG-ADJ is available at Aetrix Electronics and suitable for notebook computers, portable medical instrumentation, and industrial DC distribution systems requiring stable component supply with long-term lifecycle support.
Supply support for LTC1267CG-ADJ includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance power management portfolio with rigorous qualification standards.
The LTC1267 series was designed specifically for space-constrained, high-efficiency dual-output DC/DC conversion in portable and battery-operated systems demanding wide input range and light-load efficiency.
FAQ
What is the maximum output current supported by the LTC1267CG-ADJ?
The LTC1267CG-ADJ does not integrate power MOSFETs and therefore has no fixed maximum output current. Its current capability depends on selected external MOSFETs, inductors, and sense resistors. Typical designs achieve 2A per channel, as validated in the LTC1267 data sheet Figure 1 reference design using Si9435DY/Si9410DY FETs and 0.05Ω sense resistors. The LTC1267CG-ADJ's current-mode control and gate drivers are rated for continuous operation with peak currents up to 5A when properly heatsinked.
Does the LTC1267CG-ADJ support fixed 3.3V/5V outputs or only adjustable configurations?
The LTC1267CG-ADJ supports both configurations: it can be configured for dual adjustable outputs (LTC1267-ADJ), or one fixed 5V output plus one adjustable output (LTC1267-ADJ5). The LTC1267CG-ADJ variant is the adjustable version-its feedback resistors (RFB3/RFB5) set both VOUT3 and VOUT5 independently. No internal voltage reference is fixed; all output voltages are determined solely by external resistor dividers connected to FB3/FB5 pins.
How does Burst Mode™ operation improve efficiency in the LTC1267CG-ADJ?
Burst Mode™ in the LTC1267CG-ADJ reduces switching activity during light loads by skipping pulses while maintaining regulation, lowering quiescent current to ~200µA per channel. This increases efficiency from <65% (continuous mode at 10mA) to >85% at the same load. The LTC1267CG-ADJ automatically enters and exits Burst Mode™ based on load current without external control, preserving transient response and eliminating audible noise common in forced PWM alternatives.
Can the LTC1267CG-ADJ operate with input voltage below 4V?
No-the LTC1267CG-ADJ requires minimum 4V on VIN to ensure proper internal biasing and gate driver operation. Below 4V, the internal reference and oscillator may become unstable, and PGATE/NGATE drive strength degrades. While the part may appear functional near 3.8V in some lab conditions, the datasheet specifies 4V as the absolute minimum guaranteed operating voltage, and designs must respect this limit for production reliability. The LTC1267CG-ADJ is not suitable for single-cell Li-ion (2.7–4.2V) direct input without preboost.
What is the purpose of the MSHDN pin on the LTC1267CG-ADJ?
The MSHDN (Master Shutdown) pin on the LTC1267CG-ADJ provides global disable control that overrides individual SHDN3 and SHDN5 signals. When MSHDN is pulled high (>2V), both regulator channels shut down regardless of SHDN3/SHDN5 states-ensuring fail-safe power removal during fault conditions. This differs from SHDN3/SHDN5, which allow independent channel control. The LTC1267CG-ADJ uses MSHDN for system-level safety interlocks, such as thermal shutdown cascades or emergency stop circuits.
LTC1267CG-ADJ Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 28-SSOP (0.209", 5.30mm Width)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Output Type:
- -
- Function:
- -
- Output Configuration:
- -
- Topology:
- -
- Number of Outputs:
- -
- Output Phases:
- -
- Voltage - Supply (Vcc/Vdd):
- -
- Frequency - Switching:
- -
- Duty Cycle (Max):
- -
- Synchronous Rectifier:
- -
- Clock Sync:
- -
- Serial Interfaces:
- -
- Control Features:
- -
- Operating Temperature:
- -
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 28-SSOP
LTC1267CG-ADJ FAQ
1.How can I place an order for LTC1267CG-ADJ through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1267CG-ADJ on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1267CG-ADJ reliable?
The price and inventory of LTC1267CG-ADJ are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1267CG-ADJ is usually 5 days.
3.What payment methods are accepted for LTC1267CG-ADJ?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1267CG-ADJ transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1267CG-ADJ?
LTC1267CG-ADJ orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1267CG-ADJ order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1267CG-ADJ?
For technical support, including LTC1267CG-ADJ datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1267CG-ADJ requirements.
6.How does Aetrix verify that LTC1267CG-ADJ is sourced from the original manufacturer or authorized distributors?
All LTC1267CG-ADJ products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1267CG-ADJ meets industry standards.
7.What is the process for return or replacement of LTC1267CG-ADJ?
All LTC1267CG-ADJ units undergo pre-shipment inspection (PSI). If there is an issue with LTC1267CG-ADJ, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1267CG-ADJ part is unused and in its original packaging.
Return procedure for LTC1267CG-ADJ:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1267CG-ADJ Tags

-
UCC28C45DR
Texas Instruments

-
UCC28C40DR
Texas Instruments

-
UCC28C43DR
Texas Instruments

-
ZXSC410E6TA
Diodes Incorporated
-
LM3524DMX/NOPB
Texas Instruments
-
LM3489MMX/NOPB
Texas Instruments

-
MIC2102YML-TR
Microchip Technology

-
LM5148RGYR
Texas Instruments
-
TL598CDR
Texas Instruments

-
LM5155DSSR
Texas Instruments

-
LM25085MYX/NOPB
Texas Instruments

-
UCC2813DTR-0
Texas Instruments
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

