My Inquiry
My Account
Analog Devices Inc. LTC1272-5ACN#PBF
- Part No.:
- LTC1272-5ACN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
LTC1272-5ACN#PBF.pdf
- Description:
- IC ADC 12BIT SAR 24DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,418
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1272-5ACN#PBF from Analog Devices (formerly Linear Technology) is a 12-bit, 3µs successive approximation ADC with integrated sample-and-hold and on-chip 2.42V reference. It operates from a single 5V supply, delivers up to 250kHz sampling rate, and maintains ±0.5 LSB differential linearity. It serves as a drop-in replacement for AD7572 in high-speed data acquisition systems requiring unipolar 0V–5V analog input handling.
For engineers reviewing the LTC1272-5ACN#PBF datasheet, LTC1272-5ACN#PBF pinout, LTC1272-5ACN#PBF application, or LTC1272-5ACN#PBF equivalent, this page provides verified pin functions, real-world timing constraints (e.g., 1µs minimum inter-conversion delay), dynamic performance metrics (72dB S/(N+D) at 10kHz), and validated alternative options for legacy AD7572 migration paths.
Technical Context
The LTC1272-5ACN#PBF implements a switched-capacitor SAR architecture with internal 12-bit capacitive DAC and comparator-based bit decision logic synchronized to CLK IN edges. Its sample-and-hold acquires input charge in ≤1µs, and conversion completes in 13 clock cycles (4MHz clock for -3 speed grade).
It features dual-mode digital interface: parallel 12-bit output (HBEN = LOW) or multiplexed 8-bit byte reads (HBEN = HIGH), with BUSY-driven status signaling and three-state outputs compatible with 5V TTL/CMOS buses. The 2.42V ±1% bandgap reference is curvature-corrected and factory-trimmed.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - guarantees monotonic transfer function for precision measurement. |
| Conversion Time | 3µs (LTC1272-3 variant) - enables 250kHz sustained sampling without pipeline latency. |
| Input Range | 0V to 5V unipolar - matches standard microcontroller ADC reference domains without level-shifting. |
| S/(N+D) Ratio | 72dB at 10kHz input - supports >11.5 ENOBs for FFT-based spectral analysis up to 20kHz. |
| Reference Output | 2.42V ±1% with 25ppm/°C tempco - eliminates external reference need while maintaining <±4LSB gain drift over 0°C–70°C. |
| Supply Current | 15–30mA at 5V - enables low-power embedded DAQ with 75mW typical dissipation. |
| Digital Interface | Parallel 12-bit or 8-bit multiplexed bus with CS/RD/HBEN control - simplifies integration with both 8-bit and 16-bit processors. |
Pinout & Package
Package: 24-lead narrow plastic DIP (PDIP), 0°C to 70°C operating temperature range, JEDEC MS-001 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN (1) | Analog Input | 0V–5V unipolar signal node; accepts up to 3.5mA DC input current and 50pF capacitance. |
| VREF (2) | Reference Output | 2.42V ±1% precision voltage source; requires 10µF + 0.1µF decoupling for <1LSB noise floor. |
| AGND (3) | Analog Ground | Single-point analog return; must be isolated from DGND except at star ground near pin 3. |
| D11–D4 (4–11) | Data Outputs (MSB–D4) | Three-state CMOS outputs; drive DB11–DB4 when HBEN = LOW, high-Z otherwise. |
| DGND (12) | Digital Ground | Digital return path; connected separately to AGND only at designated star point. |
| D3/11–D0/8 (13–16) | Data Outputs (D3–D0 or DB11–DB8) | Multiplexed outputs: DB3–DB0 when HBEN = LOW; DB11–DB8 when HBEN = HIGH. |
| CLK IN (17) | Clock Input | Accepts 4MHz TTL/CMOS clock or crystal (17–18); 40ns setup to RD/CS required for minimal feedthrough. |
| CLK OUT (18) | Clock Output | Inverted CLK IN signal; must minimize capacitance to avoid analog coupling into AIN path. |
| HBEN (19) | High-Byte Enable | Controls data bus multiplexing: LOW = full 12-bit parallel; HIGH = 8-bit byte read mode. |
| RD (20) | Read Input | Active-low control that initiates conversion when CS and HBEN are low; enables output drivers. |
| CS (21) | Chip Select | Active-low enable for RD/HBEN recognition; must be stable before RD assertion. |
| BUSY (22) | Conversion Status | Active-low open-drain output; indicates ongoing conversion; used for polling or interrupt sync. |
| NC (23) | No Connect | Internally unconnected; accommodates AD7572's –15V pin without modification. |
| VDD (24) | Positive Supply | 5V ±5% single supply; absolute max 6V; powers analog and digital sections from one rail. |
Key Features
| Feature | Design Value |
|---|---|
| AD7572 pin-compatible footprint | Enables direct socket replacement in legacy designs without PCB rework, provided reference capacitor polarity is reversed. |
| On-chip sample-and-hold | Eliminates external SH circuitry; achieves ≤1µs acquisition time, reducing system component count and layout sensitivity. |
| Single 5V supply operation | Removes need for negative supply rails, simplifying power design and lowering BOM cost in battery-powered or space-constrained systems. |
| ESD protection on all pins | Withstands ≥2kV HBM per JESD22-A114, improving robustness during handling and board-level testing. |
| Crystal or external clock support | Flexible timing: internal oscillator (4MHz crystal between CLK IN/CLK OUT) or external 4MHz TTL/CMOS source. |
Applications
| High-Speed Data Acquisition | Digital Signal Processing (DSP) |
|---|---|
|
Use Scenario: Real-time waveform capture in oscilloscopes and spectrum analyzers sampling at 250kHz. IC Role / Device Role / Timing Role: Primary sampling ADC providing 12-bit resolution with 3µs conversion latency and synchronized BUSY-driven data handoff. Use Value: Enables 1024-point FFT analysis at 250kHz sampling rate with 72dB S/(N+D), meeting IEEE 1057 Class II accuracy requirements. |
Use Scenario: Front-end digitization in voice/data modems and software-defined radios processing baseband signals. IC Role / Device Role / Timing Role: Analog-to-digital front-end converting conditioned sensor or RF IF signals into 12-bit words for FPGA or DSP core ingestion. Use Value: On-chip 2.42V reference and 5V single-supply operation reduce external component count by 3–4 parts versus discrete reference + dual-rail solutions. |
| Multiplexed Data Acquisition Systems | Single Supply Systems |
|
Use Scenario: Industrial PLC modules scanning multiple 4–20mA transducer channels via analog multiplexer. IC Role / Device Role / Timing Role: High-speed ADC interfaced through HBEN-multiplexed 8-bit bus to 8-bit microcontrollers managing channel sequencing and calibration. Use Value: Two-byte read mode (HBEN HIGH) allows full 12-bit data capture using standard 8-bit parallel ports, avoiding costly 16-bit bus upgrades. |
Use Scenario: Portable medical devices (e.g., ECG monitors) powered by single Li-ion cell with 5V boost converter. IC Role / Device Role / Timing Role: Power-efficient ADC consuming 75mW typical, supporting continuous 100ksps sampling without thermal derating. Use Value: Eliminates negative supply generation circuitry, reducing board area by ~15mm² and improving MTBF by removing LDO/charge-pump components. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit sampling ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7572KNZ | Slower 10µs conversion; requires ±15V dual supply; –5.25V reference output; no on-chip sample-and-hold. | Legacy industrial systems where negative supply already exists and speed <100kHz suffices. | Select only if backward compatibility with existing AD7572 layouts is mandatory and speed penalty is acceptable. |
| MAX11200EEE+ | 24-bit delta-sigma ADC; 10SPS–1kSPS; ultra-low noise (0.7µVRMS); 2.5V reference; SPI interface only. | High-precision DC/low-frequency measurements (e.g., weigh scales, thermocouple readouts), not high-speed AC acquisition. | Choose for resolution-critical DC applications; reject for any use case requiring >100kHz sampling or parallel bus interface. |
Compared with AD7572KNZ, LTC1272-5ACN#PBF delivers 3.3× faster conversion and eliminates negative supply dependency; compared with MAX11200EEE+, it offers 250× higher throughput but trades 12-bit resolution for raw speed-making it optimal for bandwidth-constrained, cost-sensitive embedded DAQ.
Availability
LTC1272-5ACN#PBF is available at Aetrix Electronics and suitable for high-speed data acquisition, digital signal processing, and multiplexed sensor monitoring requiring stable component supply across industrial and test equipment lifecycles.
Supply support for LTC1272-5ACN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC1272-5ACN#PBF belongs to Linear Technology's legacy precision data acquisition product line, designed specifically for engineers migrating from AD7572 to single-supply, faster, integrated-S/H ADCs in space- and cost-constrained embedded systems.
FAQ
What is the maximum sampling rate supported by the LTC1272-5ACN#PBF?
The LTC1272-5ACN#PBF supports up to 250kHz sampling rate when operated with its 4MHz clock (LTC1272-3 speed grade). This is achieved with a 3µs conversion time and 1µs minimum inter-conversion delay (t11), enabling sustained high-throughput acquisition without pipeline stalls. The device's dynamic performance remains characterized at this rate, delivering 72dB S/(N+D) at 10kHz input frequency.
Does the LTC1272-5ACN#PBF require an external reference voltage?
No, the LTC1272-5ACN#PBF does not require an external reference voltage. It integrates a factory-trimmed, curvature-corrected 2.42V ±1% bandgap reference with 25ppm/°C tempco, available at Pin 2 (VREF). This reference drives the internal DAC and can source up to 1mA for external decoupling networks (10µF + 0.1µF recommended), eliminating the need for discrete reference ICs in most applications.
Can the LTC1272-5ACN#PBF be used as a direct replacement for AD7572 in existing PCBs?
Yes, the LTC1272-5ACN#PBF is pin-compatible with AD7572 and fits the same 24-lead PDIP socket. However, successful drop-in replacement requires reversing the polarity of the VREF bypass capacitor (due to +2.42V vs –5.25V reference) and leaving Pin 23 (NC on LTC1272-5ACN#PBF, –15V on AD7572) unconnected. A 1µs minimum inter-conversion delay must also be observed to allow full sample-and-hold acquisition.
How does the HBEN pin affect data output formatting on the LTC1272-5ACN#PBF?
The HBEN (High-Byte Enable) pin on the LTC1272-5ACN#PBF controls data bus multiplexing: when HBEN = LOW, all 12 bits (DB11–DB0) appear on D11–D0/8 for parallel read; when HBEN = HIGH, only the upper 4 bits (DB11–DB8) appear on D11–D8, while D7–D0/8 output DB11–DB8 - enabling two 8-bit reads to reconstruct the full word. This allows seamless interfacing with both 8-bit and 16-bit microcontrollers.
What is the purpose of the NC pin (Pin 23) on the LTC1272-5ACN#PBF?
Pin 23 on the LTC1272-5ACN#PBF is Not Connected (NC) internally. It exists solely for mechanical and socket compatibility with the AD7572, whose Pin 23 requires –15V. The LTC1272-5ACN#PBF operates from a single 5V supply and does not utilize this pin - it may be left floating or tied to ground without affecting operation. No electrical connection or biasing is required.
LTC1272-5ACN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
LTC1272-5ACN#PBF FAQ
1.How can I place an order for LTC1272-5ACN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1272-5ACN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1272-5ACN#PBF reliable?
The price and inventory of LTC1272-5ACN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1272-5ACN#PBF is usually 5 days.
3.What payment methods are accepted for LTC1272-5ACN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1272-5ACN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1272-5ACN#PBF?
LTC1272-5ACN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1272-5ACN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1272-5ACN#PBF?
For technical support, including LTC1272-5ACN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1272-5ACN#PBF requirements.
6.How does Aetrix verify that LTC1272-5ACN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1272-5ACN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1272-5ACN#PBF meets industry standards.
7.What is the process for return or replacement of LTC1272-5ACN#PBF?
All LTC1272-5ACN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1272-5ACN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1272-5ACN#PBF part is unused and in its original packaging.
Return procedure for LTC1272-5ACN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1272-5ACN#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
