Analog Devices Inc. LTC1272-8CCN
- Part No.:
- LTC1272-8CCN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
LTC1272-8CCN.pdf
- Description:
- IC ADC 12BIT SAR 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,705
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1272-8CCN from Analog Devices (formerly Linear Technology) is a 12-bit, 8 µs conversion time, single-supply sampling analog-to-digital converter with on-chip sample-and-hold and internal 2.42 V reference. It operates from a 5 V supply only, delivers up to 111 kHz sampling rate, and maintains ±1 LSB integral linearity over 0°C to 70°C. It serves as a drop-in replacement for AD7572 in unipolar data acquisition systems requiring fast, accurate digitization of 0 V to 5 V analog signals.
For engineers reviewing the LTC1272-8CCN datasheet, LTC1272-8CCN pinout, LTC1272-8CCN application, or LTC1272-8CCN equivalent, this page provides verified technical context, real-world timing constraints (e.g., 1 µs minimum inter-conversion delay), confirmed dynamic performance (72 dB S/(N+D) at 10 kHz), and validated alternatives for legacy AD7572-based designs.
Technical Context
The LTC1272-8CCN uses LTBiCMOS switched-capacitor architecture to integrate a 12-bit successive approximation register (SAR) ADC, precision sample-and-hold, and curvature-corrected bandgap reference. Its conversion cycle comprises a sample phase (charge acquisition on CSAMPLE) followed by a convert phase (binary-weighted DAC comparison under CLK control).
It supports two digital interface modes: Slow Memory Mode (conversion start and data read synchronized) and ROM Mode (read returns prior result). Clock synchronization requires ≥40 ns separation between RD/CS falling edge and nearest CLK IN edge to suppress clock feedthrough-critical for maintaining 72 dB S/(N+D) at 250 kHz sampling (LTC1272-3) or 111 kHz (LTC1272-8).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes; ensures monotonic transfer function across full input range. |
| Conversion Time | 8 µs (LTC1272-8 variant); defines minimum inter-conversion interval of 1 µs for stable acquisition. |
| Sampling Rate | Up to 111 kHz; enables real-time capture of signals up to ~55 kHz (Nyquist-limited). |
| Reference Output | 2.42 V ±1% (25 ppm/°C tempco); powers internal DAC and eliminates need for external reference. |
| Input Range | 0 V to 5 V unipolar; compatible with standard logic-level sensor outputs and op-amp drivers. |
| Power Dissipation | 75 mW typical at 5 V; allows operation in thermally constrained embedded systems without forced cooling. |
| S/(N+D) Ratio | 72 dB at 10 kHz input; corresponds to 11.5 effective number of bits (ENOB) below 20 kHz. |
Pinout & Package
Package: 24-lead narrow plastic DIP (PDIP), 0.300" width, JEDEC MS-001, operating temperature range 0°C to 70°C.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN (1) | Analog Input | Accepts 0 V to 5 V unipolar signal; input current ≤3.5 mA; requires <1 µs settling after sample-phase current spike. |
| VREF (2) | Reference Output | 2.42 V ±1% output sourcing up to 1 mA; must be decoupled with 10 µF + 0.1 µF for low noise. |
| AGND (3) | Analog Ground | Single-point analog ground reference; must be isolated from DGND except at package substrate. |
| D11–D4 (4–11) | Data Outputs (MSB–D4) | Three-state parallel outputs; active when CS and RD low; HBEN = LOW outputs full 12-bit word. |
| DGND (12) | Digital Ground | Digital return path; connected to system logic ground but kept separate from AGND plane. |
| D3/11–D0/8 (13–16) | Data Outputs (D3–D0 / MSB multiplex) | HBEN = HIGH enables 8-bit mode: D11–D8 output MSBs, D3/11–D0/8 output same MSBs (not LSBs). |
| CLK IN (17) | Timing Input | Accepts 1.6 MHz external clock or crystal (LTC1272-8); TTL/CMOS compatible; tr/tf = 5 ns. |
| CLK OUT (18) | Inverted Clock Output | Provides buffered inverted CLK IN; capacitance must be minimized to avoid analog coupling. |
| HBEN (19) | High-Byte Enable | Controls 8-bit vs. 12-bit data bus mapping; HIGH disables conversion start. |
| RD (20) | Read Control | Active-low; initiates conversion when CS and HBEN are low; enables output drivers during read. |
| CS (21) | Chip Select | Active-low enable for RD/HBEN recognition; must be held low during conversion and read cycles. |
| BUSY (22) | Status Output | Active-low open-drain signal indicating conversion in progress; used for polling or interrupt generation. |
| NC (23) | No Connect | Internally unconnected; accommodates AD7572's –15 V pin without modification or risk. |
| VDD (24) | Positive Supply | 5 V ±5% supply only; no negative rail required; IDD = 15–30 mA depending on activity. |
Key Features
| Feature | Design Value |
|---|---|
| AD7572 pin-compatible footprint | Enables direct socket replacement in legacy designs with only capacitor polarity reversal at VREF. |
| On-chip sample-and-hold | Eliminates external SH circuitry; 0.45–1 µs acquisition time supports 111 kHz sustained sampling. |
| Single 5 V supply operation | Removes need for ±15 V rails; simplifies power design and reduces BOM count in portable/embedded systems. |
| Internal 25 ppm/°C reference | Stabilizes gain accuracy over temperature without external trimming; factory-trimmed to 2.42 V ±1%. |
| ESD protection on all pins | Withstands >2 kV HBM; improves robustness during handling and board-level integration. |
Applications
| High-Speed Data Acquisition | DSP Front-End |
|---|---|
Use Scenario: Real-time monitoring of motor phase currents in industrial inverters using shunt amplifiers. IC Role / Device Role / Timing Role: Sampling 0–5 V amplified current sense signals at 111 kHz to capture transient overcurrent events. Use Value: 12-bit resolution and 72 dB S/(N+D) ensure accurate RMS calculation and fault detection within 9 µs latency. | Use Scenario: Digitizing audio-band sensor outputs (e.g., vibration, acoustic emission) for FFT-based spectral analysis. IC Role / Device Role / Timing Role: Providing synchronized 111 kHz samples to an external DSP for real-time 1024-point FFT computation. Use Value: On-chip reference and sample-and-hold eliminate external component drift, preserving ENOB >11.5 up to 20 kHz. |
| Multiplexed Sensor Systems | Single-Supply Instrumentation |
Use Scenario: Scanning 16-channel thermocouple array via analog multiplexer in environmental test chambers. IC Role / Device Role / Timing Role: High-speed 12-bit digitization per channel with minimal inter-channel crosstalk due to dedicated AGND/DGND separation. Use Value: 8 µs conversion time enables full 16-channel scan in <130 µs, supporting rapid thermal profiling. | Use Scenario: Portable battery-powered data loggers measuring pH, conductivity, or dissolved oxygen with analog front-ends. IC Role / Device Role / Timing Role: ADC core operating from single Li-ion cell (via 5 V boost) with no negative supply dependency. Use Value: Elimination of dual-rail power design reduces PCB area, cost, and quiescent current by >40% vs. AD7572-based solutions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7572KNZ | Requires ±15 V supplies; 12-bit, 15 µs conversion; –5.25 V reference; no on-chip sample-and-hold. | Legacy industrial systems with existing dual-rail power; lower speed, higher noise floor (68 dB S/(N+D)). | Select only if redesigning power supply is impractical and 111 kHz sampling is not required. |
| LTC1273-8CN | Same pinout, 12-bit, 8 µs conversion; improved S/(N+D) = 74 dB; lower offset error (±2 LSB); same 5 V supply. | Higher-accuracy instrumentation where 2 LSB offset tolerance is insufficient for calibration-free use. | Prefer for new designs demanding tighter DC accuracy and better dynamic performance at identical speed. |
Compared with AD7572KNZ, LTC1272-8CCN eliminates negative supply and adds sample-and-hold, reducing system complexity; compared with LTC1273-8CN, it trades 2 dB S/(N+D) and 1 LSB offset for cost-sensitive volume production where ±4 LSB gain error is acceptable.
Availability
LTC1272-8CCN is available at Aetrix Electronics and suitable for high-speed data acquisition, DSP front-end interfaces, and multiplexed sensor systems requiring stable component supply across industrial temperature ranges.
Supply support for LTC1272-8CCN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, acquired Linear Technology in 2017.
The LTC1272 family was designed by Linear Technology specifically for pin-compatible upgrades of AD7572-based systems, emphasizing single-supply operation, integrated reference, and fast acquisition in compact DIP/SO packages.
FAQ
What is the maximum sampling rate supported by the LTC1272-8CCN?
The LTC1272-8CCN supports a maximum sampling rate of 111 kHz, determined by its 8 µs conversion time and 1 µs minimum inter-conversion delay. This rate is achieved using a 1.6 MHz clock input and is specified for operation across the full 0°C to 70°C temperature range. At this rate, the device maintains 72 dB S/(N+D) for a 10 kHz input signal, enabling accurate digitization of bandwidth-limited analog waveforms in real-time systems.
Can the LTC1272-8CCN replace an AD7572 in an existing PCB layout?
Yes, the LTC1272-8CCN is pin-compatible with the AD7572 and fits into the same 24-lead PDIP socket. However, successful replacement requires reversing the polarity of the VREF bypass capacitor (10 µF tantalum) and omitting the 10 Ω series resistor used with AD7572's –5.25 V reference. Pin 23 (NC on LTC1272-8CCN) remains unconnected, and no PCB changes are needed beyond these passive component adjustments.
Does the LTC1272-8CCN require an external clock source?
No, the LTC1272-8CCN does not require an external clock source. It supports both configurations: an external 1.6 MHz TTL/CMOS clock applied to CLK IN (Pin 17), or a 1.6 MHz crystal/ceramic resonator connected between CLK IN and CLK OUT (Pins 17 and 18). The internal oscillator eliminates the need for external timing components in self-contained designs, while the external clock option provides flexibility for system-level clock synchronization.
What is the purpose of the HBEN pin on the LTC1272-8CCN?
The HBEN (High Byte Enable) pin on the LTC1272-8CCN controls data bus configuration and conversion enable. When HBEN is LOW, all 12 data outputs (D11–D0/8) present the full conversion result. When HBEN is HIGH, only D11–D8 output the four most significant bits, while D3/11–D0/8 repeat those same MSBs-enabling 8-bit microprocessor interfacing. Critically, HBEN HIGH also disables conversion initiation, providing hardware-level conversion gating.
How is the reference voltage used internally in the LTC1272-8CCN?
The 2.42 V reference generated at Pin 2 (VREF) is used internally to bias the 12-bit capacitive DAC and define the full-scale input range of 0 V to 5 V. It is curvature-corrected and factory-trimmed to ±1% accuracy with 25 ppm/°C tempco. Externally, it can source up to 1 mA for auxiliary circuitry, but must be decoupled with a 10 µF tantalum capacitor in parallel with a 0.1 µF ceramic capacitor to maintain low-noise operation and prevent code transition errors in the LTC1272-8CCN.
LTC1272-8CCN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 250k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 5V
- Voltage - Supply, Digital:
- 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
LTC1272-8CCN FAQ
1.How can I place an order for LTC1272-8CCN through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1272-8CCN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1272-8CCN reliable?
The price and inventory of LTC1272-8CCN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1272-8CCN is usually 5 days.
3.What payment methods are accepted for LTC1272-8CCN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1272-8CCN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1272-8CCN?
LTC1272-8CCN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1272-8CCN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1272-8CCN?
For technical support, including LTC1272-8CCN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1272-8CCN requirements.
6.How does Aetrix verify that LTC1272-8CCN is sourced from the original manufacturer or authorized distributors?
All LTC1272-8CCN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1272-8CCN meets industry standards.
7.What is the process for return or replacement of LTC1272-8CCN?
All LTC1272-8CCN units undergo pre-shipment inspection (PSI). If there is an issue with LTC1272-8CCN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1272-8CCN part is unused and in its original packaging.
Return procedure for LTC1272-8CCN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1272-8CCN Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

