Analog Devices Inc. LTC1282BCN
- Part No.:
- LTC1282BCN
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 24-DIP (0.300", 7.62mm)
- Datasheet:
-
LTC1282BCN.pdf
- Description:
- IC ADC 12BIT SAR 24DIP
- Quantity:
- Payment:

- Shipping:

Inventory:4,292
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1282BCN from Analog Devices is a 12-bit, 140ksps sampling analog-to-digital converter with integrated 1.20V reference, internal synchronized clock, and ±0.5LSB INL (max) over 0°C to 70°C. It operates from single 3V or dual ±3V supplies, delivers 69dB S/(N+D) at 70kHz, and supports unipolar (0V–2.5V) and bipolar (±1.25V) input ranges - used in high-speed data acquisition systems interfacing with DSPs and microprocessors.
For engineers reviewing the LTC1282BCN datasheet, LTC1282BCN pinout, LTC1282BCN application, or LTC1282BCN equivalent, key selection criteria include guaranteed 6µs conversion time, on-chip 25ppm/°C reference drift, 24-pin SO Wide package compatibility, and parallel 12-bit output timing with HBEN-controlled byte multiplexing.
Technical Context
The LTC1282BCN employs successive approximation register (SAR) architecture with an internal 12-bit capacitive DAC and precision sample-and-hold circuitry. Its factory-trimmed internal clock eliminates external clock synchronization requirements and suppresses asynchronous clock noise.
It features dual-mode operation: unipolar mode (VSS tied to DGND, 0V–2.5V input) and bipolar mode (VSS = –3V, ±1.25V input with two's complement output), both supported by the same internal reference and SAR logic without reconfiguration overhead.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with no missing codes - ensures monotonic transfer function for control-loop feedback and spectral analysis. |
| Sampling Rate | 140ksps maximum - enables Nyquist-limited signal capture up to 70kHz for audio and telecom processing. |
| INL / DNL | ±0.5LSB / ±0.75LSB max - guarantees sub-0.012% full-scale linearity error for precision instrumentation. |
| S/(N + D) | 69dB at 70kHz - corresponds to ~11.3 effective bits, sufficient for 10-bit dynamic range in real-time spectrum analysis. |
| Reference Drift | ±25ppm/°C max - limits full-scale error shift to <±0.018% over 0°C–70°C ambient, critical for uncalibrated industrial sensors. |
| Power Dissipation | 12mW typical at 140ksps - allows integration into battery-powered portable DAQ without thermal derating. |
| Analog Input Range | 0V–2.5V (unipolar) or ±1.25V (bipolar) - matches standard sensor outputs and op-amp rails without external level-shifting. |
Pinout & Package
Package: 24-Lead Plastic SO Wide (SW), RoHS-compliant, 0°C to 70°C operating temperature range.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN (1) | Analog Input | High-impedance node accepting 0V–2.5V (unipolar) or ±1.25V (bipolar); requires ≤1.14µs settling before conversion start. |
| VREF (2) | Reference Output | +1.20V bandgap reference with ±25ppm/°C drift; supplies up to 0.3mA and must be decoupled with 10µF + 0.1µF. |
| AGND (3) | Analog Ground | Separate ground return for analog section; must be connected to DGND at single point to minimize digital noise coupling. |
| D11–D4 (4–11) | Data Outputs (MSB–D4) | Three-state parallel outputs; active only when CS low and RD asserted; D11 is MSB in natural binary format. |
| DGND (12) | Digital Ground | Digital return path; tied to AGND externally to maintain common reference while isolating switching noise. |
| D3/11–D0/8 (13–16) | Multiplexed Data Outputs | Output lower 8 bits when HBEN high; output D3–D0 when HBEN low - enables 8-bit bus interface with byte-wide read cycles. |
| HBEN (19) | High Byte Enable | Controls data bus multiplexing; disables conversion start when HIGH - used for synchronized 8-bit microprocessor interfacing. |
| RD (20) | Read Input | Active-low signal that initiates conversion when CS and HBEN are low; also enables output drivers during data read. |
| CS (21) | Chip Select | Enables device decoding; all control inputs (RD, HBEN) ignored unless CS is LOW - supports multi-device parallel bus sharing. |
| BUSY (22) | Conversion Status | Open-drain output LOW during conversion; used for polling or interrupt-driven data capture without timing margin uncertainty. |
| VSS (23) | Negative Supply | –3V for bipolar mode; tied to DGND for unipolar mode - defines input range polarity and reference headroom. |
| VDD (24) | Positive Supply | +3V supply with 2.7V minimum; bypassed with 10µF tantalum + 0.1µF ceramic to suppress supply-induced quantization noise. |
Key Features
| Feature | Design Value |
|---|---|
| Integrated 1.20V reference | Factory-trimmed ±10mV initial accuracy and ±25ppm/°C drift - eliminates external reference IC and calibration in cost-sensitive DAQ modules. |
| Internal synchronized clock | 6µs max conversion time with automatic clock alignment to RD edge - removes clock skew concerns and simplifies PCB layout vs. external-clock ADCs. |
| Unipolar/bipolar mode support | Single-part flexibility across sensor types: 0–2.5V industrial transducers or ±1.25V AC-coupled audio signals - reduces BOM count in multi-signal platforms. |
| High-impedance analog input | 63pF input capacitance and ±1µA leakage - allows direct connection to low-output-impedance op amps (e.g., LT1220) without RC filtering penalties. |
| ESD protection on all pins | Rated per JEDEC JS-001 Class 2 (2kV HBM) - enables robust handling in automated assembly and field-replaceable module designs. |
Applications
| Industrial Sensor Interface | Audio Signal Digitization |
|---|---|
Use Scenario: Digitizing 4–20mA current loop outputs from pressure/temperature transmitters using a 3V-powered microcontroller-based edge node. IC Role / Device Role / Timing Role: 12-bit SAR ADC with integrated reference and 140ksps throughput - provides calibrated voltage representation of analog sensor signals without external components. Use Value: Eliminates need for external reference and clock, reducing bill-of-materials by two ICs and enabling compact 2-layer PCB layout for DIN-rail mounted I/O modules. | Use Scenario: Capturing voice-band signals (300Hz–3.4kHz) in VoIP gateway hardware with real-time echo cancellation. IC Role / Device Role / Timing Role: Bipolar-mode ADC accepting ±1.25V AC-coupled audio inputs - delivers 69dB S/(N+D) at Nyquist to meet ITU-T G.113 subjective quality thresholds. Use Value: Maintains >11 ENOB at 70kHz, supporting oversampling for digital filtering and ensuring <0.5% THD in telephony-grade codecs. |
| Multiplexed Data Acquisition | Spectrum Analysis Front-End |
Use Scenario: 16-channel thermocouple scanner where each channel is sequentially sampled at 8.75ksps (140ksps ÷ 16) with cold-junction compensation. IC Role / Device Role / Timing Role: Fast-conversion ADC with 6µs tCONV and BUSY-driven sequencing - enables deterministic inter-channel delay and minimal dead time between samples. Use Value: Achieves <1140ns minimum delay between conversions, allowing full 140ksps aggregate rate across channels without pipeline latency penalties. | Use Scenario: Real-time FFT engine capturing RF IF signals at 70kHz center frequency in handheld spectrum analyzers. IC Role / Device Role / Timing Role: High-SFDR ADC with 77dB THD and –78dB IMD - preserves spectral purity for detecting low-level spurs adjacent to strong carriers. Use Value: Delivers 68dB S/(N+D) up to 200kHz full-linear bandwidth, enabling accurate amplitude measurement of harmonics and intermodulation products. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS7822U | 2.7V–5.25V supply; SPI interface; no internal reference; 200ksps max; 8-pin SOIC | Requires external reference and serial interface controller; better suited for space-constrained, low-pin-count microcontroller systems | Select when board area is constrained and SPI is preferred over parallel bus; verify external reference drift meets system accuracy targets. |
| MAX1113ECPP | ±5V supply only; internal reference not available; 100ksps; 20-pin PDIP; ±1LSB INL | Not compatible with 3V-only systems; lacks bipolar mode; higher power (25mW); legacy through-hole packaging | Consider only for legacy redesigns requiring DIP footprint; avoid for new 3V designs due to supply and accuracy limitations. |
Compared with ADS7822U and MAX1113ECPP, the LTC1282BCN uniquely integrates reference, clock, and parallel interface in a 24-pin SOIC - reducing component count and layout complexity for 3V microprocessor-based DAQ, while maintaining superior linearity and dynamic performance at 140ksps.
Availability
LTC1282BCN is available at Aetrix Electronics and suitable for high-speed data acquisition, digital signal processing, and multiplexed sensor systems requiring stable component supply across industrial and telecom equipment lifecycles.
Supply support for LTC1282BCN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, serving industrial, automotive, communications, and healthcare markets.
The LTC1282BCN belongs to the Linear Technology SAR ADC product line, designed specifically for precision, low-power, and easy-to-integrate data acquisition in resource-constrained embedded systems.
FAQ
What is the guaranteed maximum conversion time for the LTC1282BCN?
The LTC1282BCN has a guaranteed maximum conversion time of 6.5µs over its full 0°C to 70°C operating temperature range. This specification applies to the LTC1282BCN grade and is achieved using the internal synchronized clock - no external timing components are required to meet this timing budget.
Does the LTC1282BCN support both unipolar and bipolar input configurations?
Yes, the LTC1282BCN supports both modes: unipolar operation (0V to 2.5V input) when VSS is tied to DGND, and bipolar operation (±1.25V input with two's complement output) when VSS is set to –3V. The LTC1282BCN automatically configures its internal reference and transfer function based on VSS voltage - no register writes or mode pins are needed.
What is the absolute maximum supply voltage rating for the LTC1282BCN?
The LTC1282BCN has an absolute maximum positive supply voltage (VDD) of 12V and a negative supply voltage (VSS) rating of –6V to GND. However, functional operation is specified only from 2.7V to 3.6V on VDD and –3.6V to –2.5V on VSS. Exceeding these recommended operating conditions may cause permanent damage or parametric degradation.
Can the LTC1282BCN operate from a single 3V supply only?
Yes, the LTC1282BCN is fully functional with a single 3V supply (VDD = 3V, VSS = DGND) in unipolar mode, delivering 0V to 2.5V input range and natural binary output. Its 2.7V minimum VDD rating ensures reliable operation across battery discharge profiles in portable instrumentation using the LTC1282BCN.
What decoupling is required for the VREF pin of the LTC1282BCN?
The VREF pin of the LTC1282BCN must be decoupled with a 10µF tantalum capacitor in parallel with a 0.1µF ceramic capacitor, connected directly to AGND. This dual-capacitor network suppresses both low-frequency drift and wideband noise - essential to maintain the LTC1282BCN's ±25ppm/°C reference stability and prevent code transition noise in high-resolution measurements.
LTC1282BCN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 24-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 140k
- Number of Inputs:
- 1
- Input Type:
- Single Ended
- Data Interface:
- Parallel
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V, ±3V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 24-PDIP
- Mounting Type:
- Through Hole
- Grade:
- -
- Qualification:
- -
LTC1282BCN FAQ
1.How can I place an order for LTC1282BCN through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1282BCN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1282BCN reliable?
The price and inventory of LTC1282BCN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1282BCN is usually 5 days.
3.What payment methods are accepted for LTC1282BCN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1282BCN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1282BCN?
LTC1282BCN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1282BCN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1282BCN?
For technical support, including LTC1282BCN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1282BCN requirements.
6.How does Aetrix verify that LTC1282BCN is sourced from the original manufacturer or authorized distributors?
All LTC1282BCN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1282BCN meets industry standards.
7.What is the process for return or replacement of LTC1282BCN?
All LTC1282BCN units undergo pre-shipment inspection (PSI). If there is an issue with LTC1282BCN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1282BCN part is unused and in its original packaging.
Return procedure for LTC1282BCN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1282BCN Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

