Analog Devices Inc. LTC1326IMS8#TRPBF
- Part No.:
- LTC1326IMS8#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Supervisors
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
LTC1326IMS8#TRPBF.pdf
- Description:
- IC SUPERVISOR 3 CHANNEL 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,090
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1326IMS8#TRPBF from Analog Devices (formerly Linear Technology) is a micropower precision triple supply monitor IC designed for systems requiring simultaneous supervision of 2.5V, 3.3V, and an adjustable supply (VCCA). It delivers ±0.75% threshold accuracy, 20µA typical supply current, 200ms internal reset delay, and supports active-low/open-drain RST/SRST outputs with manual push-button reset functionality. It is used in portable battery-powered equipment to ensure reliable power-on and brownout reset sequencing.
For engineers reviewing the LTC1326IMS8#TRPBF datasheet, LTC1326IMS8#TRPBF pinout, LTC1326IMS8#TRPBF application, or LTC1326IMS8#TRPBF equivalent, key selection criteria include guaranteed reset assertion down to VCC3 ≥ 1V or VCC25 ≥ 1V, glitch-immune comparator response (~13µs), soft-reset pulse width (100µs typ), and MSOP-8 package compatibility with space-constrained embedded designs.
Technical Context
The LTC1326IMS8#TRPBF implements three independent high-accuracy voltage comparators-each with 25mV internal hysteresis-to supervise VCC25 (2.5V), VCC3 (3.3V), and VCCA (adjustable, ~1.0V threshold). Its internal power-detect/gate-drive circuit selects the highest valid supply (VCC25 or VCC3) to drive the RST output FET, ensuring correct logic state even during asymmetric power-up.
It integrates a 2-second PBR timer to distinguish soft reset (SRST, 100µs) from hard reset (RST, 200ms), plus a 20ms debounce counter on the PBR input. The RST and SRST outputs are open-drain with weak internal 6µA pull-ups to VCC3, supporting OR-tie with other reset sources and level-shifting via external pull-ups.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Supply Monitoring Inputs | VCC25 (2.5V), VCC3 (3.3V), VCCA (adjustable ~1.0V); enables triple-rail supervision in mixed-voltage systems |
| Threshold Accuracy | ±0.75% over –40°C to +85°C; ensures deterministic reset timing without calibration |
| Quiescent Current | 20µA typical at TA = 25°C; supports multi-year battery life in portable instrumentation |
| Reset Pulse Width | 200ms nominal (RST); meets standard power-on reset timing requirements for microcontrollers |
| Soft Reset Pulse | 100µs typical (SRST); allows DRAM-refresh-preserving resets without system reboot |
| Operating Temp Range | –40°C to +85°C (I-grade); qualified for industrial and automotive under-hood environments |
| Power-On Reset Validity | RST guaranteed low for VCC25 ≥ 1V or VCC3 ≥ 1V; enables early reset assertion during slow-ramp supplies |
Pinout & Package
Package: 8-lead plastic MSOP (MS8), 3.0mm × 3.0mm footprint, 0.65mm pitch, θJA = 250°C/W.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC3 (Pin 1) | 3.3V sense input & IC power rail | Primary supply for internal circuitry; must be bypassed with ≥0.1µF ceramic capacitor |
| VCC25 (Pin 2) | 2.5V sense input | Used as gate-drive source for RST FET when VCC25 > VCC3; tied to VCC3 if unused |
| VCCA (Pin 3) | Adjustable threshold input (1.0V typ) | High-impedance comparator input; supports logic-level detection or DC/DC feedback monitoring |
| GND (Pin 4) | Ground reference | Common return for all analog and digital functions; requires low-impedance PCB connection |
| PBR (Pin 8) | Push-button reset input | Active-low, internally pulled up to VCC3 with 7µA; debounced (20ms) and timed (2s) for soft/hard reset mode selection |
| SRST (Pin 7) | Soft reset output | Open-drain, active-low; asserts 100µs pulse after short PBR press; supports OR-tie with other reset sources |
| RST (Pin 6) | Primary reset output | Open-drain, active-low; held low for 200ms after power stabilization or long PBR press; driven by highest valid supply rail |
| RST (Pin 5) | Inverted reset output | CMOS active-high buffered complement of RST; drives high to VCC3; pulled down externally to enable RST |
Key Features
| Feature | Design Value |
|---|---|
| Micropower operation | 20µA typical ICC enables use in always-on battery-backed systems without significant runtime penalty |
| Glitch-immune comparators | ~13µs response time + 25mV hysteresis prevents false resets from supply transients or noise |
| Dual-mode push-button reset | Hardware-discriminated soft (100µs) vs hard (200ms) reset eliminates firmware dependency for user-initiated recovery |
| Multi-supply gate drive | Automatic selection between VCC25 and VCC3 to drive RST FET ensures valid reset assertion even if one rail is missing |
| ESD-enhanced PBR interface | Series 10kΩ resistor extends PBR ESD tolerance to ~10kV-critical for front-panel accessible reset buttons |
Applications
| Desktop Computers | Notebook Computers |
|---|---|
Use Scenario: Supervising 2.5V core, 3.3V I/O, and adjustable VCORE rails during cold boot and thermal throttling events. IC Role / Device Role / Timing Role: Triple-rail supervisor providing synchronized 200ms reset release after all supplies stabilize above thresholds. Use Value: Prevents CPU lockup due to out-of-spec VCORE during dynamic voltage scaling by asserting reset until all rails meet ±0.75% accuracy window. | Use Scenario: Managing power sequencing in ultra-thin notebooks with dual DC/DC converters feeding 2.5V SoC and 3.3V peripheral rails. IC Role / Device Role / Timing Role: Simultaneous monitoring of VCC25, VCC3, and VCCA (tied to DC/DC feedback node) to detect converter faults. Use Value: Enables immediate shutdown on single-rail failure while preserving DRAM contents via SRST-triggered soft reset during non-critical events. |
| Intelligent Instruments | Portable Battery-Powered Equipment |
Use Scenario: Ensuring clean startup of FPGA-based data acquisition modules powered by 2.5V analog, 3.3V digital, and 1.0V reference supplies. IC Role / Device Role / Timing Role: Precision threshold comparator with 200ms timeout guaranteeing FPGA configuration only after stable bias conditions. Use Value: Eliminates configuration errors caused by marginal VCCA during low-battery operation, leveraging guaranteed RST assertion down to VCC25 ≥ 1V. | Use Scenario: Supervising Li-ion powered handheld test meters with 2.5V sensor front-end, 3.3V MCU, and adjustable 1.0V reference rail. IC Role / Device Role / Timing Role: Micropower triple monitor enabling >5-year shelf life; PBR provides field-serviceable soft reset without full power cycle. Use Value: 20µA quiescent current extends battery life; 100µs SRST pulse preserves real-time clock and calibration data during user-initiated recovery. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar triple-supply monitoring applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| LTC1727-2.5 | Individual open-drain reset outputs per rail (2.338V/3.086V/1.0V), ±1.5% accuracy, no PBR function | Used where rail-specific fault isolation is required; lacks push-button interface and soft reset capability | Select when independent reset signaling per supply is needed, not unified RST/SRST behavior |
| LTC1726-2.5 | Includes programmable watchdog timer and adjustable reset timeout; same 2.5V/3.3V/ADJ thresholds but ±1.0% accuracy | Targets systems requiring fail-safe recovery from software hangs, not just power faults | Select when watchdog functionality is mandatory and ±1.0% threshold tolerance is acceptable |
Compared with LTC1727-2.5 and LTC1726-2.5, the LTC1326IMS8#TRPBF offers tighter ±0.75% threshold accuracy and integrated push-button reset with hardware-debounced soft/hard modes-making it optimal for cost-sensitive, space-constrained applications where unified reset control and minimal BOM count are prioritized over per-rail diagnostics or watchdog features.
Availability
LTC1326IMS8#TRPBF is available at Aetrix Electronics and suitable for desktop computers, notebook computers, and portable battery-powered equipment requiring stable component supply across industrial temperature ranges and long-lifecycle production programs.
Supply support for LTC1326IMS8#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices acquired Linear Technology in 2017 and maintains its high-performance analog and mixed-signal product lines, including precision power monitoring ICs.
The LTC1326IMS8#TRPBF belongs to Linear's micropower supply monitor family, engineered for reliable reset generation in multi-rail embedded systems where low quiescent current, high threshold accuracy, and robust transient immunity are critical.
FAQ
What is the primary function of the LTC1326IMS8#TRPBF?
The LTC1326IMS8#TRPBF is a micropower triple supply monitor IC that simultaneously supervises 2.5V, 3.3V, and an adjustable supply rail (VCCA), generating precise reset signals during power-up, brownout, or undervoltage conditions. It guarantees RST assertion down to VCC25 ≥ 1V or VCC3 ≥ 1V and supports both hardware-triggered soft reset (100µs) and hard reset (200ms) via its PBR pin. The LTC1326IMS8#TRPBF is optimized for space- and power-constrained embedded systems.
Does the LTC1326IMS8#TRPBF support 2.5V supply monitoring?
Yes, the LTC1326IMS8#TRPBF is the -2.5 variant specifically configured to monitor 2.5V (VCC25), 3.3V (VCC3), and an adjustable input (VCCA). Its VCC25 threshold is 2.363V (typ) with ±0.75% accuracy over –40°C to +85°C. The device uses VCC25 as a gate-drive source for the RST output FET when VCC25 exceeds VCC3, ensuring reliable reset assertion even if the 3.3V rail is absent. This makes the LTC1326IMS8#TRPBF ideal for modern low-voltage SoC platforms.
How does the push-button reset (PBR) function work on the LTC1326IMS8#TRPBF?
The PBR pin on the LTC1326IMS8#TRPBF distinguishes between soft and hard reset based on press duration: a press <2 seconds generates a 100µs active-low SRST pulse (preserving DRAM refresh), while a press >2 seconds triggers a full 200ms RST assertion. Internal 20ms debounce prevents contact bounce misfires. The PBR has a 7µA internal pull-up to VCC3 and tolerates voltages up to 7V. A series 10kΩ resistor can extend ESD tolerance to ~10kV-essential for front-panel implementations. This dual-mode behavior is fully hardware-based and requires no firmware intervention in the LTC1326IMS8#TRPBF.
What package type is used for the LTC1326IMS8#TRPBF?
The LTC1326IMS8#TRPBF uses the 8-lead plastic MSOP (MS8) package: 3.0mm × 3.0mm body, 0.65mm lead pitch, and 0.889mm maximum height. It features gull-wing leads, a 250°C/W junction-to-ambient thermal resistance (θJA), and RoHS-compliant lead-free termination (#TRPBF suffix). The MSOP-8 footprint is compatible with automated SMT assembly and offers superior thermal performance versus SO-8 in dense layouts. Pin 1 is marked with a dot; the package drawing reference is LTC DWG #05-08-1660.
Can the LTC1326IMS8#TRPBF be used as a dual or single supply monitor?
Yes, the LTC1326IMS8#TRPBF supports flexible configuration: VCCA can be tied to VCC3 or VCC25 to disable its comparator; VCC25 may be strapped to VCC3 to operate as a dual 3.3V/adjustable monitor. For single-rail use, tying VCC25 to VCC3 and using only VCC3/VCCA enables 3.3V + adjustable monitoring. The device's internal override logic (e.g., VCC25 disable when within ±25mV of VCC3 and <4.15V) allows reconfiguration without external components. All configurations retain the LTC1326IMS8#TRPBF's 20µA quiescent current and ±0.75% accuracy.
LTC1326IMS8#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Type:
- Multi-Voltage Supervisor
- Number of Voltages Monitored:
- 3
- Voltage - Threshold:
- 3.118V, 4.725V, Adj
- Output:
- Open Drain or Open Collector
- Reset:
- Active High/Active Low
- Reset Timeout:
- 140ms Minimum
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
LTC1326IMS8#TRPBF FAQ
1.How can I place an order for LTC1326IMS8#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1326IMS8#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1326IMS8#TRPBF reliable?
The price and inventory of LTC1326IMS8#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1326IMS8#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1326IMS8#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1326IMS8#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1326IMS8#TRPBF?
LTC1326IMS8#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1326IMS8#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1326IMS8#TRPBF?
For technical support, including LTC1326IMS8#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1326IMS8#TRPBF requirements.
6.How does Aetrix verify that LTC1326IMS8#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1326IMS8#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1326IMS8#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1326IMS8#TRPBF?
All LTC1326IMS8#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1326IMS8#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1326IMS8#TRPBF part is unused and in its original packaging.
Return procedure for LTC1326IMS8#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1326IMS8#TRPBF Tags

-
MIC826SYMT-TR
Microchip Technology

-
APX803S-31SA-7
Diodes Incorporated

-
APX803L20-29SA-7
Diodes Incorporated
-
TPS3828-33DBVR
Texas Instruments

-
V6340RSP3B+
EM Microelectronic

-
EM6325CXSP5B-2.9+
EM Microelectronic

-
MCP120T-300I/TT
Microchip Technology

-
MCP130T-315I/TT
Microchip Technology

-
MCP120T-475I/TT
Microchip Technology

-
MCP111T-300E/TT
Microchip Technology

-
MCP120T-315I/TT
Microchip Technology

-
MCP809T-315I/TT
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

