Analog Devices Inc. LTC1402CGN#TRPBF
- Part No.:
- LTC1402CGN#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC1402CGN#TRPBF.pdf
- Description:
- IC ADC 12BIT SAR 16SSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,012
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1402CGN#TRPBF from Analog Devices (formerly Linear Technology) is a 12-bit, 2.2 Msps serial sampling ADC with true differential inputs, internal 4.096 V reference, and dual ±5 V or single 5 V supply operation. It delivers 72 dB S/(N + D), –89 dB THD at Nyquist, 80 MHz full-power bandwidth, and supports unipolar (0 V to 4.096 V) or bipolar (±2.048 V) input ranges - used in high-speed data acquisition systems requiring precision timing and noise rejection.
For engineers reviewing the LTC1402CGN#TRPBF datasheet, LTC1402CGN#TRPBF pinout, LTC1402CGN#TRPBF application, or LTC1402CGN#TRPBF equivalent, key selection criteria include its 2.2 Msps throughput, 12-bit no-missing-codes performance over temperature, Nap/Sleep power modes (15 mW / 10 µW), SPI/MICROWIRE-compatible 3-wire interface, and differential input common-mode rejection up to –62 dB at 1 MHz.
Technical Context
The LTC1402CGN#TRPBF integrates a high-bandwidth sample-and-hold with curvature-corrected bandgap reference and successive-approximation register (SAR) architecture. Its differential input stage accepts ±2.048 V (bipolar) or 0–4.096 V (unipolar) signals while rejecting common-mode noise - critical for ground-loop elimination in sensor front-ends and RF receiver chains.
Timing is controlled via external CONV and SCK signals; conversion completes in 14 SCK cycles, with acquisition time of 57 ns and aperture jitter of just 1 ps. The 3-wire serial port outputs 12-bit data plus REFREADY bit, with OVDD supporting direct interfacing to 3 V or 5 V logic levels.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit SAR with guaranteed no missing codes over 0°C to 70°C |
| Sampling Rate | 2.2 Msps maximum - enables real-time capture of signals up to 1.1 MHz (Nyquist) |
| S/(N + D) Ratio | 72 dB at 100 kHz input - defines usable dynamic range for low-noise signal digitization |
| THD | –89 dB at Nyquist (1.1 MHz) in bipolar mode - ensures fidelity in audio and IF sampling |
| Power Dissipation | 90 mW typical in active mode; 15 mW in Nap mode; 10 µW in Sleep mode |
| Input Range | Selectable via BIP/UNI pin: ±2.048 V (dual supply) or 0–4.096 V (single supply) |
| Reference | Internal 4.096 V bandgap reference (15 ppm/°C tempco); overdrivable externally |
| Interface | 3-wire SPI/MICROWIRE-compatible serial port with REFREADY status bit |
Pinout & Package
Package: 16-lead narrow plastic SSOP (GN), 0.150" body width, JEDEC MO-153 compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AVDD (1) | Analog power supply | +5 V analog rail; requires 10 µF ceramic bypass to AGND1 |
| AGND1 (2) | Analog ground return | Primary analog ground plane connection for AVDD, AIN+, AIN–, VREF |
| AIN+ (3) | Positive analog input | Differential input terminal; accepts 0–4.096 V (unipolar) or ±2.048 V (bipolar) |
| AIN– (4) | Negative analog input | Differential complement to AIN+; enables common-mode noise rejection |
| VREF (5) | Reference voltage output | 4.096 V internal reference; can be overdriven externally for precision scaling |
| AGND2 (6) | Reference ground return | Separate analog ground for VREF and internal CDAC; may be driven above ground |
| GAIN (7) | Reference gain select | Tied to AGND2 → 4.096 V ref; tied to VREF → 2.048 V ref |
| BIP/UNI (8) | Input range mode control | Logic high → bipolar (±2.048 V); logic low → unipolar (0–4.096 V) |
| OGND (9) | Output driver ground | Ground return for DOUT and OVDD; may connect to system digital ground |
| DOUT (10) | Serial data output | Three-state, MSB-first 12-bit data + REFREADY bit; timing referenced to SCK rising edge |
| OVDD (11) | Output driver supply | 3 V or 5 V logic-level supply for DOUT - enables mixed-voltage system interfacing |
| DVDD (12) | Digital core supply | +5 V supply for internal logic; bypassed to DGND with 10 µF ceramic |
| DGND (13) | Digital ground | Ground return for DVDD and internal logic; tied to solid analog ground plane |
| VSS (14) | Negative supply | –5 V (bipolar) or 0 V (unipolar); must be ≤ AIN+/AIN– voltages |
| SCK (15) | Serial clock input | CMOS/TTL-compatible clock; controls data shift-out and conversion sequencing |
| CONV (16) | Conversion start | Rising-edge-triggered; initiates sample-and-hold hold and conversion sequence |
Key Features
| Feature | Design Value |
|---|---|
| True differential analog inputs | Enables >62 dB CMRR at 1 MHz - eliminates ground loops and common-mode interference in noisy environments |
| Configurable input range | Single pin (BIP/UNI) selects ±2.048 V or 0–4.096 V - simplifies design across AC-coupled and DC-coupled signal chains |
| Low-power Nap/Sleep modes | Nap mode wakes instantly (<57 ns acquisition); Sleep mode draws only 10 µW - ideal for battery-powered instrumentation |
| Integrated 4.096 V reference | 15 ppm/°C tempco and 2 ms settling after Sleep wake-up - eliminates need for external reference in most applications |
| 3-wire SPI/MICROWIRE interface | Includes REFREADY status bit in serial word - provides deterministic timing for reference stability verification |
| 80 MHz full-power bandwidth | Supports accurate digitization of fast transients and wideband IF signals without external anti-alias filtering |
Applications
| Telecommunications Baseband Receiver | Digital Radio IF Sampling |
|---|---|
Use Scenario: Digitizing intermediate frequency (IF) signals in cellular base stations and software-defined radios. IC Role / Device Role / Timing Role: High-speed sampling ADC capturing 1.1 MHz Nyquist-limited IF bands with minimal distortion. Use Value: 72 dB S/(N + D) and –89 dB THD preserve modulation accuracy for QAM-64 and OFDM waveforms. |
Use Scenario: Direct sampling of 1–2 MHz IF outputs from quadrature demodulators in portable digital radios. IC Role / Device Role / Timing Role: Precision SAR ADC with differential inputs rejecting local oscillator feedthrough and power supply noise. Use Value: Bipolar ±2.048 V input range matches op amp output swing; 80 MHz bandwidth avoids aliasing from harmonics. |
| Portable Spectrum Analyzer Front-End | High-Speed Data Acquisition System |
Use Scenario: Battery-operated handheld spectrum analyzers requiring low power and high dynamic range. IC Role / Device Role / Timing Role: Low-power ADC enabling Nap mode between sweeps and Sleep mode during idle periods. Use Value: 15 mW Nap mode allows instant wake-up for triggered acquisitions; 10 µW Sleep extends battery life significantly. |
Use Scenario: Multi-channel industrial DAQ systems acquiring synchronized analog sensor data at >1 Msps per channel. IC Role / Device Role / Timing Role: Serial-output ADC interfaced to FPGA or DSP via compact 3-wire bus, reducing PCB routing complexity. Use Value: OVDD pin supports direct 3 V logic interfacing; DOUT timing guarantees deterministic data capture at 2.2 Msps. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed 12-bit SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AD7892BRZ-1 | 12-bit, 1.25 Msps, single-supply only (5 V), no internal reference, SPI-only interface | Lacks differential inputs, Nap/Sleep modes, and internal reference - requires external ref and buffering | Choose when lower cost and simpler supply scheme outweigh need for differential noise rejection and ultra-low-power sleep states |
| MAX1190ECM+ | 12-bit, 2.5 Msps, internal reference, but only unipolar input (0–2.5 V), no BIP/UNI pin | Higher speed but limited input range flexibility; no bipolar mode support | Prefer when unipolar-only signal chain exists and 2.5 Msps throughput is mandatory; avoid if ±2.048 V bipolar range is required |
Compared with AD7892BRZ-1 and MAX1190ECM+, the LTC1402CGN#TRPBF uniquely combines differential input architecture, selectable bipolar/unipolar range, integrated reference with overdrive capability, and dual low-power Nap/Sleep modes - making it optimal for portable, noise-sensitive, and mixed-supply applications where signal integrity and power efficiency are co-prioritized.
Availability
LTC1402CGN#TRPBF is available at Aetrix Electronics and suitable for telecommunications infrastructure, portable test equipment, and high-speed data acquisition systems requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for LTC1402CGN#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1402CGN#TRPBF belongs to Linear Technology's legacy high-speed precision ADC product line, designed specifically for applications demanding low distortion, excellent SNR, and flexible power management in space-constrained, noise-sensitive environments.
FAQ
What is the operating temperature range for the LTC1402CGN#TRPBF?
The LTC1402CGN#TRPBF is specified for commercial-grade operation from 0°C to 70°C. This range covers standard industrial and instrumentation environments where ambient thermal conditions remain controlled. All key specifications - including integral linearity error (±1 LSB), S/(N + D) ratio (72 dB), and THD (–89 dB) - are guaranteed across this full temperature span, ensuring consistent performance without derating.
Does the LTC1402CGN#TRPBF support both single-ended and differential input configurations?
Yes, the LTC1402CGN#TRPBF supports both configurations. In single-ended mode, AIN– is grounded and AIN+ accepts 0–4.096 V (unipolar) or ±2.048 V (bipolar). In true differential mode, AIN+ and AIN– are driven with complementary signals - enabling common-mode noise rejection and eliminating ground loops. The device maintains full 12-bit no-missing-codes performance in either configuration.
How does the REFREADY bit function in the LTC1402CGN#TRPBF serial output word?
The REFREADY bit appears as the MSB (bit 12) in each 13-bit serial output word from the LTC1402CGN#TRPBF. It asserts high once the internal 4.096 V reference has settled - particularly critical after exiting Sleep mode, where VREF requires 2 ms to stabilize. This bit allows the host processor to verify reference readiness before acting on conversion results, preventing invalid data reads during wake-up transitions.
Can the LTC1402CGN#TRPBF operate from a single 5 V supply in bipolar mode?
Yes - the LTC1402CGN#TRPBF supports bipolar operation (±2.048 V input range) with a single 5 V supply (VDD = 5 V, VSS = 0 V), provided both AIN+ and AIN– remain within the absolute voltage range of –2.5 V to 5 V. This capability enables direct interfacing with rail-to-rail op amps like the LT1632 without level-shifting circuitry, preserving signal integrity and simplifying power architecture.
What are the timing requirements for reliable data capture from the LTC1402CGN#TRPBF DOUT pin?
For reliable DOUT capture, the host must sample on the rising edge of SCK with setup/hold margins meeting t8 (9–12 ns delay from SCK to valid bits) and t10 (4–7 ns hold time after SCK). The DOUT driver uses OVDD as its supply, so logic thresholds scale with OVDD (e.g., VOH ≥ 2.5 V when OVDD = 3 V). A minimum SCK period of 28 ns (35.7 MHz max clock) ensures proper internal timing alignment.
LTC1402CGN#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 2.2M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±5V, 5V
- Voltage - Supply, Digital:
- ±5V, 5V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 16-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1402CGN#TRPBF FAQ
1.How can I place an order for LTC1402CGN#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1402CGN#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1402CGN#TRPBF reliable?
The price and inventory of LTC1402CGN#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1402CGN#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1402CGN#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1402CGN#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1402CGN#TRPBF?
LTC1402CGN#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1402CGN#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1402CGN#TRPBF?
For technical support, including LTC1402CGN#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1402CGN#TRPBF requirements.
6.How does Aetrix verify that LTC1402CGN#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1402CGN#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1402CGN#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1402CGN#TRPBF?
All LTC1402CGN#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1402CGN#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1402CGN#TRPBF part is unused and in its original packaging.
Return procedure for LTC1402CGN#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1402CGN#TRPBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

