My Inquiry
My Account
Analog Devices Inc. LTC1402IGN#PBF
- Part No.:
- LTC1402IGN#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 16-SSOP (0.154", 3.90mm Width)
- Datasheet:
-
LTC1402IGN#PBF.pdf
- Description:
- IC ADC 12BIT SAR 16SSOP
- Quantity:
- Payment:
- Shipping:
Inventory:3,556
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1402IGN#PBF from Analog Devices (formerly Linear Technology) is a 12-bit, 2.2 Msps serial sampling ADC with true differential inputs, internal 4.096 V reference, and dual ±5 V or single 5 V supply operation. It delivers 72 dB S/(N+D), –89 dB THD at Nyquist, 80 MHz full-power bandwidth, and supports unipolar (0 V to 4.096 V) or bipolar (±2.048 V) input ranges - ideal for high-speed data acquisition in spectrum analyzers and digital radio receivers.
For engineers reviewing the LTC1402IGN#PBF datasheet, LTC1402IGN#PBF pinout, LTC1402IGN#PBF application, or LTC1402IGN#PBF equivalent, key selection considerations include its Nap/Sleep power modes (15 mW / 10 µW), 3-wire SPI/MICROWIRE-compatible interface, differential common-mode rejection, and guaranteed no missing codes over temperature.
Technical Context
The LTC1402IGN#PBF employs a successive-approximation register (SAR) architecture with a high-linearity capacitive DAC and precision sample-and-hold. Its differential input stage enables robust common-mode noise rejection up to 100 MHz, while internal timing logic synchronizes conversion start (CONV), clock (SCK), and data output (DOUT) with sub-ns aperture jitter (1 ps).
It integrates a curvature-corrected bandgap reference with 15 ppm/°C tempco and supports external reference overdrive. Power management includes three operational states: Active (90 mW), Nap (15 mW with instant wake-up), and Sleep (10 µW with REFREADY flag signaling reference stabilization after wake-up).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 12-bit with guaranteed no missing codes over temperature - ensures monotonicity in closed-loop control and precision measurement. |
| Sampling Rate | 2.2 Msps maximum - supports real-time digitization of signals up to 1.1 MHz (Nyquist) without aliasing in baseband applications. |
| S/(N + D) | 72 dB at 1.1 MHz input (bipolar mode) - enables >11.6 ENOB for high-fidelity signal capture in communications and instrumentation. |
| THD | –89 dB at Nyquist (first 5 harmonics, bipolar) - critical for low-distortion RF receiver front-ends and spectral purity validation. |
| Power Dissipation | 90 mW active, 15 mW Nap, 10 µW Sleep - allows battery-powered portable instruments and thermally constrained embedded systems. |
| Input Range | True differential: ±2.048 V (bipolar) or 0 V to 4.096 V (unipolar) - eliminates level-shifting circuitry when interfacing with op amps optimized for ±2 V operation. |
| Reference | Internal 4.096 V bandgap (15 ppm/°C), overdrivable - provides stable scaling without external components, yet permits precision external reference substitution. |
Pinout & Package
Package: 16-lead narrow plastic SSOP (GN), 0.15 mm pitch, RoHS-compliant, rated for –40°C to +85°C (I-grade).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AVDD (1) | Analog power supply | 5 V analog rail; requires local 10 µF + 0.1 µF bypass to AGND1 for noise-sensitive SAR operation. |
| AGND1 (2), AGND2 (6), OGND (9), DGND (13) | Analog/digital ground returns | Separate ground pins minimize coupling; AGND1/AGND2 serve analog/reference domains, OGND isolates output driver, DGND powers digital logic. |
| AIN+, AIN– (3,4) | Differential analog inputs | Sample simultaneously; support ±2.048 V or 0–4.096 V full-scale range; reject common-mode noise up to 100 MHz. |
| VREF (5) | Reference voltage output | 4.096 V internal reference; can be overdriven externally; requires 10 µF bypass to AGND1 for stability. |
| GAIN (7) | Reference scaling select | Tie to AGND2 for 4.096 V reference; tie to VREF for 2.048 V - adjusts LSB size (1 mV or 0.5 mV) without changing input range. |
| BIP/UNI (8) | Input range mode control | Logic high = bipolar (±2.048 V); logic low = unipolar (0–4.096 V) - configures transfer function and offset calibration behavior. |
| CONV (16) | Conversion trigger | Rising edge initiates sample-and-hold hold phase and starts conversion; two/four pulses enter Nap/Sleep mode. |
| SCK (15) | Serial clock input | CMOS/TTL-compatible; rising edge clocks out 13-bit DOUT word (REFRDY + 12 data bits); also wakes device from Nap/Sleep. |
| DOUT (10) | Three-state serial data output | Outputs previous conversion result; OVDD pin sets logic level (3 V or 5 V) - enables direct interfacing with mixed-voltage processors. |
Key Features
| Feature | Design Value |
|---|---|
| True differential input architecture | Enables ground-loop elimination and >62 dB CMRR at 1 MHz - critical for sensor interfaces and noisy industrial environments. |
| Nap mode with instant wake-up | Reduces power to 15 mW while retaining immediate conversion readiness - ideal for burst-mode acquisition in handheld test equipment. |
| REFREADY bit in serial output | Signals internal reference stability after Sleep wake-up (10 ms delay) - removes need for external timing delays or polling in firmware. |
| 3-wire SPI/MICROWIRE-compatible interface | Minimizes PCB routing complexity and GPIO count on microcontrollers/DSPs - supports daisy-chaining multiple converters. |
| Full 80 MHz small-signal bandwidth | Preserves fidelity of fast transients and wideband modulated signals - supports IF sampling in software-defined radio architectures. |
Applications
| Spectrum Analysis | Digital Radio Receivers |
|---|---|
|
Use Scenario: Real-time FFT-based frequency domain analysis of RF signals up to 1.1 MHz bandwidth. IC Role / Device Role / Timing Role: High-speed digitizer capturing baseband I/Q samples with minimal harmonic distortion and spurious content. Use Value: 72 dB S/(N+D) and –93 dB SFDR ensure accurate spectral resolution and dynamic range for identifying weak adjacent-channel signals. |
Use Scenario: Direct sampling of intermediate frequency (IF) outputs in SDR and cellular baseband receivers. IC Role / Device Role / Timing Role: Precision SAR ADC providing time-aligned differential samples for digital demodulation and channel estimation. Use Value: Differential inputs reject common-mode noise from mixer stages; 2.2 Msps rate supports multi-carrier LTE/WiMAX IF bandwidths. |
| Portable Test Instruments | High-Speed Data Acquisition Systems |
|
Use Scenario: Battery-powered oscilloscopes and signal analyzers requiring extended runtime without compromising sampling fidelity. IC Role / Device Role / Timing Role: Low-power ADC enabling Nap/Sleep cycling between triggered acquisitions while maintaining sub-ns timing accuracy. Use Value: 10 µW Sleep mode and 15 mW Nap mode extend battery life; REFREADY bit simplifies wake-up synchronization in firmware. |
Use Scenario: Multi-channel synchronized acquisition in industrial monitoring and automated test equipment (ATE). IC Role / Device Role / Timing Role: Digitizer with deterministic 455 ns minimum throughput period and precise CONV/SCK timing control. Use Value: Guaranteed no missing codes and ±0.35 LSB INL ensure traceable measurement integrity across temperature for calibration-critical systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8326IPW | 16-bit, 1 Msps, SPI-only interface, no Nap/Sleep modes, 2.5 V internal reference | Higher resolution but lower speed; lacks differential input flexibility and ultra-low-power sleep state | Choose for DC-precision applications where 16-bit linearity outweighs speed and power requirements. |
| AD7403BRIZ | 16-bit isolated sigma-delta modulator, 20 MHz MCLK, ±2.5 V input range, 5 kV isolation | Provides galvanic isolation and higher resolution but requires external digital filter; not pin-compatible | Choose when reinforced isolation and immunity to ground loops are mandatory in motor drive or power supply feedback paths. |
Compared with ADS8326IPW and AD7403BRIZ, the LTC1402IGN#PBF uniquely balances 2.2 Msps speed, 12-bit precision, differential noise rejection, and sub-µW sleep power - making it optimal for portable, battery-constrained, high-dynamic-range acquisition where timing determinism and low-latency wake-up are essential.
Availability
LTC1402IGN#PBF is available at Aetrix Electronics and suitable for spectrum analysis, digital radio receivers, and portable test instruments requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for LTC1402IGN#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices (acquired Linear Technology in 2017) is a global leader in high-performance analog, mixed-signal, and DSP technologies, serving precision instrumentation, communications, and industrial markets.
The LTC1402IGN#PBF belongs to Linear's legacy high-speed precision ADC product line, designed specifically for applications demanding low distortion, differential input flexibility, and intelligent power management in compact form factors.
FAQ
What is the operating temperature range for the LTC1402IGN#PBF?
The LTC1402IGN#PBF is specified for operation from –40°C to +85°C (Industrial grade). All key AC and DC specifications - including S/(N+D), THD, INL, and power consumption - are guaranteed across this full range, with no missing codes performance validated over temperature.
Does the LTC1402IGN#PBF require an external reference?
No, the LTC1402IGN#PBF includes an internal 4.096 V temperature-compensated bandgap reference with 15 ppm/°C drift. However, VREF is overdrivable, allowing substitution with a higher-precision external reference such as the LT1019-2.5 when absolute accuracy or lower tempco is required.
How does the Nap mode differ from Sleep mode in the LTC1402IGN#PBF?
Nap mode reduces power to 15 mW and allows immediate conversion upon wake-up with no settling delay. Sleep mode draws only 10 µW but requires 10 ms for the internal reference to stabilize; the REFREADY bit in the DOUT word signals readiness, eliminating firmware polling or fixed delays for the LTC1402IGN#PBF.
Can the LTC1402IGN#PBF interface directly with 3 V logic systems?
Yes. The LTC1402IGN#PBF features an OVDD pin (Pin 11) that powers the DOUT driver independently. Tying OVDD to 3 V enables direct connection to 3 V microcontrollers or FPGAs without level shifters, while maintaining full timing compliance and output drive strength.
What is the significance of the GAIN pin on the LTC1402IGN#PBF?
The GAIN pin (Pin 7) selects the internal reference scaling: tied to AGND2 yields 4.096 V (1 mV/LSB), while tied to VREF yields 2.048 V (0.5 mV/LSB). This changes the effective LSB size without altering the input voltage range, enabling finer quantization resolution for low-amplitude signals within the same ±2.048 V or 0–4.096 V span.
LTC1402IGN#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 16-SSOP (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 12
- Sampling Rate (Per Second):
- 2.2M
- Number of Inputs:
- 1
- Input Type:
- Differential
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- ±5V, 5V
- Voltage - Supply, Digital:
- ±5V, 5V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 16-SSOP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1402IGN#PBF FAQ
1.How can I place an order for LTC1402IGN#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1402IGN#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1402IGN#PBF reliable?
The price and inventory of LTC1402IGN#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1402IGN#PBF is usually 5 days.
3.What payment methods are accepted for LTC1402IGN#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1402IGN#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1402IGN#PBF?
LTC1402IGN#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1402IGN#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1402IGN#PBF?
For technical support, including LTC1402IGN#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1402IGN#PBF requirements.
6.How does Aetrix verify that LTC1402IGN#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1402IGN#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1402IGN#PBF meets industry standards.
7.What is the process for return or replacement of LTC1402IGN#PBF?
All LTC1402IGN#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1402IGN#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1402IGN#PBF part is unused and in its original packaging.
Return procedure for LTC1402IGN#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1402IGN#PBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
