Analog Devices Inc. LTC1403ACMSE#PBF
- Part No.:
- LTC1403ACMSE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC1403ACMSE#PBF.pdf
- Description:
- IC ADC 14BIT SAR 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:3,321
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1403ACMSE#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, 2.8 Msps serial analog-to-digital converter with differential inputs, 3V single-supply operation, 80 dB common-mode rejection, and Sleep mode consuming only 10 µW. It features an internal 2.5 V bandgap reference, 3-wire serial interface, and is packaged in a 10-lead MSOP for high-speed portable data acquisition systems.
For engineers reviewing the LTC1403ACMSE#PBF datasheet, LTC1403ACMSE#PBF pinout, LTC1403ACMSE#PBF application, or LTC1403ACMSE#PBF equivalent, key selection criteria include guaranteed 14-bit no-missing-codes performance over 0°C to 70°C, 39 ns acquisition time, 73.5 dB SINAD at 100 kHz, and compatibility with standard SPI-like timing using CONV, SCK, and SDO signals.
Technical Context
The LTC1403ACMSE#PBF employs a successive approximation register (SAR) architecture with a fully differential sample-and-hold front-end, enabling true differential input operation from ground to VDD while rejecting common-mode noise up to 100 MHz. Its timing logic synchronizes conversion initiation on the rising edge of CONV and outputs 14-bit data across 16 SCK cycles.
It integrates a factory-trimmed 2.5 V bandgap reference with ±15 ppm/°C tempco and supports external reference overdrive (2.55 V to VDD). Power management includes Nap mode (3 mW) and Sleep mode (10 µW), both entered via specific CONV pulse sequences without requiring external control lines.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes - guarantees monotonic transfer function and full 16384-code range for precision measurement. |
| Sampling Rate | 2.8 Msps maximum - enables real-time capture of signals up to 1.4 MHz (Nyquist-limited) in high-speed data loggers. |
| INL / DNL | ±0.5 LSB typical integral linearity, ±1 LSB differential linearity - ensures <0.006% end-point error and smooth code transitions. |
| SINAD | 73.5 dB at 100 kHz input - corresponds to ~12.2 ENOB, supporting 12-bit effective resolution in AC-coupled sensor interfaces. |
| Power (Active) | 4.7 mA at 3 V (14 mW) - allows battery-powered operation in handheld test equipment with minimal thermal load. |
| Common-Mode Rejection | 80 dB at 1 MHz - eliminates ground-loop interference in motor current sensing or isolated power supply monitoring. |
| Acquisition Time | 39 ns - permits full throughput rate with source impedances ≤1 kΩ; higher impedances require external buffering. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE) with exposed pad (Pin 11), rated for 0°C to 70°C operation. Exposed pad must be soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+ | Noninverting analog input | Differential input node; accepts 0 V to VDD common-mode voltage and +0 V to +2.5 V differential swing relative to AIN–. |
| AIN– | Inverting analog input | Differential input node; accepts 0 V to VDD common-mode voltage and –2.5 V to 0 V differential swing relative to AIN+. |
| VREF | Internal 2.5 V reference output | Provides ADC reference; requires ≥10 µF bypass capacitor; can be overdriven by external 2.55 V–VDD reference. |
| GND (Pins 5, 6, 11) | Analog/digital ground & thermal pad | All three GND pins plus exposed pad must connect directly to solid analog ground plane to minimize noise coupling. |
| VDD | 3 V positive supply | Single supply for entire device; requires local 10 µF + 0.1 µF bypassing; supplies analog core and digital I/O. |
| SDO | Three-state serial data output | Outputs 14-bit conversion result from previous cycle on SCK rising edges; tri-states when SCK inactive. |
| SCK | Serial clock input | TTL/3 V CMOS-compatible clock; controls data timing and wakes device from Sleep/Nap modes. |
| CONV | Convert start input | Rising-edge-triggered; initiates sampling and conversion; pulse count determines Nap/Sleep entry. |
Key Features
| Feature | Design Value |
|---|---|
| Differential SAR architecture | Enables true ground-referenced differential measurement without level-shifting, reducing system component count in isolated signal chains. |
| 80 dB CMRR up to 100 MHz | Suppresses high-frequency EMI in motor drive feedback or RF-adjacent instrumentation, preserving dynamic range. |
| 14-bit no-missing-codes guarantee | Ensures monotonicity and predictable full-scale behavior in closed-loop control applications like servo position tracking. |
| 3-wire serial interface (CONV/SCK/SDO) | Reduces microcontroller GPIO usage and PCB routing complexity compared to parallel-output ADCs. |
| 10 µW Sleep mode | Extends battery life in intermittent-sampling applications such as environmental sensor nodes or portable oscilloscopes. |
Applications
| Motor Phase Current Sensing | Portable Oscilloscope Front-End |
|---|---|
|
Use Scenario: Real-time sampling of phase currents in 3-phase BLDC motor drives using shunt resistors and isolated amplifiers. IC Role / Device Role / Timing Role: High-speed differential ADC capturing synchronized current waveforms at ≥2 Msps to enable field-oriented control (FOC) algorithms. Use Value: 80 dB CMRR rejects PWM switching noise; 39 ns acquisition supports accurate current reconstruction even with fast slew-rate gate drivers. |
Use Scenario: Digitizing analog input channels in handheld 100 MHz bandwidth oscilloscopes with battery operation. IC Role / Device Role / Timing Role: Primary sampling ADC providing 14-bit resolution and 2.8 Msps throughput per channel in dual-channel architectures. Use Value: 14 mW active power enables >4 hours runtime on Li-ion packs; Sleep mode reduces standby drain to negligible levels between captures. |
| Uninterruptible Power Supply Monitoring | Multiplexed Industrial Data Acquisition |
|
Use Scenario: Monitoring AC line voltage, battery voltage, and inverter output in UPS systems with isolation barriers. IC Role / Device Role / Timing Role: Isolated-side ADC converting conditioned analog signals into digital data for microcontroller-based health monitoring. Use Value: Internal 2.5 V reference eliminates need for external precision reference; 0 V to 2.5 V unipolar input simplifies anti-alias filtering design. |
Use Scenario: Scanning multiple sensor inputs (temperature, pressure, strain) in programmable logic controller (PLC) analog input modules. IC Role / Device Role / Timing Role: High-throughput ADC shared across multiplexer channels to achieve >10 kSPS aggregate sampling rate. Use Value: 2.8 Msps rate allows oversampling for noise reduction; 14-bit resolution supports 0.01% industrial accuracy requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8326IDRCT | 16-bit, 1 Msps, SPI interface, 2.7–5.5 V supply - higher resolution but lower speed and wider supply range. | Better suited for precision DC measurements (e.g., weigh scales); lacks 2.8 Msps capability for dynamic waveform capture. | Select when absolute accuracy > speed; avoid if >1.5 Msps sampling required. |
| MAX1190ECM+T | 14-bit, 2.5 Msps, 3-wire serial, 2.7–3.6 V - nearly identical speed and interface, but 71 dB SINAD (vs. 73.5 dB) and no Sleep mode. | Acceptable for cost-sensitive portable instruments where ultra-low standby power is not critical. | Choose for legacy MAXIM-design ecosystems; verify thermal performance at full throughput due to higher IDD (5.5 mA). |
Compared with ADS8326IDRCT and MAX1190ECM+T, the LTC1403ACMSE#PBF delivers superior dynamic performance at full speed (73.5 dB SINAD), lowest active power (4.7 mA), and unique 10 µW Sleep mode - making it optimal for battery-constrained, high-fidelity signal capture where timing-critical wake-up is needed.
Availability
LTC1403ACMSE#PBF is available at Aetrix Electronics and suitable for motor control systems, portable test equipment, uninterruptible power supplies, and multiplexed industrial data acquisition requiring stable component supply across extended production lifecycles.
Supply support for LTC1403ACMSE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC1403A series belongs to ADI's precision high-speed data acquisition product line, designed specifically for portable, low-power, and noise-sensitive applications demanding 14-bit resolution at multi-Msps rates without sacrificing DC accuracy.
FAQ
What is the operating temperature range for the LTC1403ACMSE#PBF?
The LTC1403ACMSE#PBF is specified for operation from 0°C to 70°C, as indicated by the "C" grade suffix in its part number. This commercial-grade rating makes it suitable for indoor industrial equipment, consumer test gear, and non-automotive portable electronics where ambient temperatures remain within this range. The device maintains full 14-bit no-missing-codes performance and all dynamic specifications across this interval.
Does the LTC1403ACMSE#PBF require an external reference, or does it have an internal one?
The LTC1403ACMSE#PBF includes a factory-trimmed 2.5 V internal bandgap reference accessible at Pin 3 (VREF), eliminating the need for an external reference in most applications. It can be overdriven by an external reference between 2.55 V and VDD for improved accuracy or different input spans. A minimum 10 µF bypass capacitor is mandatory on VREF for stability and noise performance.
How does the Sleep mode of the LTC1403ACMSE#PBF work, and how is it activated?
Sleep mode (10 µW) on the LTC1403ACMSE#PBF is entered by applying four or more pulses to the CONV pin while SCK is held static (high or low). This low-power state disables the internal reference and analog circuitry. Wake-up occurs on the first SCK edge, with VREF settling in 2 ms. Sleep mode is ideal for duty-cycled sensing applications where the ADC remains idle >90% of the time.
Can the LTC1403ACMSE#PBF interface directly with a standard SPI controller?
The LTC1403ACMSE#PBF uses a 3-wire serial interface (CONV, SCK, SDO) that is SPI-compatible in timing but not protocol-identical: it lacks chip select (CS) and requires external generation of the CONV strobe to initiate each conversion. Data appears on SDO during 16 SCK cycles after CONV↑, with bit order MSB-first. Microcontroller firmware must manage CONV timing separately from SCK.
What is the maximum source impedance supported for direct driving of the LTC1403ACMSE#PBF analog inputs?
The LTC1403ACMSE#PBF analog inputs have 13 pF capacitance and require 39 ns acquisition time for full 2.8 Msps throughput. With a 1 kΩ source impedance, the RC time constant (13 ns) is well within this limit. For reliable operation at full speed, source impedance should not exceed ~1.5 kΩ; higher impedances necessitate an external buffer amplifier with ≥40 MHz bandwidth and low output impedance to meet settling requirements.
LTC1403ACMSE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 2.8M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- 0°C ~ 70°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1403ACMSE#PBF FAQ
1.How can I place an order for LTC1403ACMSE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1403ACMSE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1403ACMSE#PBF reliable?
The price and inventory of LTC1403ACMSE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1403ACMSE#PBF is usually 5 days.
3.What payment methods are accepted for LTC1403ACMSE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1403ACMSE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1403ACMSE#PBF?
LTC1403ACMSE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1403ACMSE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1403ACMSE#PBF?
For technical support, including LTC1403ACMSE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1403ACMSE#PBF requirements.
6.How does Aetrix verify that LTC1403ACMSE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1403ACMSE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1403ACMSE#PBF meets industry standards.
7.What is the process for return or replacement of LTC1403ACMSE#PBF?
All LTC1403ACMSE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1403ACMSE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1403ACMSE#PBF part is unused and in its original packaging.
Return procedure for LTC1403ACMSE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1403ACMSE#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

