Analog Devices Inc. LTC1403AHMSE#PBF
- Part No.:
- LTC1403AHMSE#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC1403AHMSE#PBF.pdf
- Description:
- IC ADC 14BIT SAR 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,107
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1403AHMSE#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, 2.8 Msps serial analog-to-digital converter with differential inputs, 3V single-supply operation, –40°C to 125°C extended temperature range, and 80 dB common-mode rejection. It delivers 73.5 dB SINAD at 100 kHz input and supports high-speed portable data acquisition in motor control and communications systems.
For engineers reviewing the LTC1403AHMSE#PBF datasheet, LTC1403AHMSE#PBF pinout, LTC1403AHMSE#PBF application, or LTC1403AHMSE#PBF equivalent, key selection criteria include guaranteed 14-bit no-missing-codes performance over full temperature range, 39 ns sample-and-hold acquisition time, Sleep mode power consumption of 10 µA, and MSOP-10 package compatibility with high-density PCB layouts.
Technical Context
The LTC1403AHMSE#PBF implements a successive approximation register (SAR) architecture with integrated 2.5 V bandgap reference and differential sample-and-hold. Its timing logic synchronizes conversion start (CONV↑) with external SCK, outputting 14-bit data across 16 clock cycles while supporting up to 2.8 Msps throughput with 50.4 MHz clock.
It features dual shutdown modes: Nap mode draws 1.2 mA and Sleep mode draws 10 µA, both activated via CONV pulse sequences. The analog input accepts 0 V to 2.5 V differential swing with 0 V to VDD common-mode range, enabling direct interfacing with single-supply sensor front-ends without level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes over –40°C to 125°C - ensures monotonicity and full-scale linearity in harsh environments. |
| Sampling Rate | 2.8 Msps maximum - enables real-time capture of signals up to 1.4 MHz (Nyquist-limited) for motor current sensing and RF IF sampling. |
| SINAD | 73.5 dB at 100 kHz input - supports >12 ENOB for precision measurement in industrial control loops. |
| Power Consumption | 5.2 mA active, 10 µA Sleep - allows battery-powered operation with <16 mW active dissipation at 3 V. |
| Common-Mode Rejection | 80 dB at 1 MHz - eliminates ground-loop noise in isolated sensor interfaces and multiphase motor drives. |
| Input Range | 0 V to 2.5 V differential, 0 V to VDD common-mode - permits direct connection to unipolar sensors and op-amp outputs without biasing. |
| Acquisition Time | 39 ns - defines minimum inter-conversion interval for full throughput; requires fast settling input amplifiers (e.g., LT1813). |
Pinout & Package
Package: 10-lead plastic MSOP (MSE), exposed pad (Pin 11) tied to GND and soldered to PCB thermal pad for optimal thermal and electrical grounding.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+ | Noninverting analog input | Accepts differential voltage up to 2.5 V above AIN–; common-mode range extends from GND to VDD. |
| AIN– | Inverting analog input | Completes differential pair; rejects common-mode noise when used with AIN+; must remain within GND–VDD. |
| VREF | 2.5 V internal reference output | Bypassed with 10 µF capacitor; can be overdriven by external 2.55 V–VDD reference for improved accuracy or scaling. |
| GND (Pins 4, 5, 6, 11) | Analog/digital ground and thermal pad | All four pins and exposed pad must connect directly to solid analog ground plane to minimize noise and thermal resistance. |
| VDD | 3 V positive supply | Single supply powers entire IC; requires local 10 µF + 0.1 µF bypassing close to Pin 7 and Pin 6. |
| SDO | Three-state serial data output | Outputs 14-bit natural binary code representing previous conversion result on SCK rising edges; Hi-Z when inactive. |
| SCK | Serial clock input | Accepts TTL/3 V CMOS levels; controls data timing and wakes device from Sleep/Nap modes on first pulse. |
| CONV | Convert start input | Rising edge initiates sampling and conversion; pulse count determines shutdown entry (2 pulses → Nap, ≥4 → Sleep). |
Key Features
| Feature | Design Value |
|---|---|
| Differential SAR architecture | Enables true differential signal acquisition with 80 dB CMRR up to 1 MHz, eliminating need for external instrumentation amps in noise-prone environments. |
| Guaranteed 14-bit performance | Specified with ±0.5 LSB integral linearity and ±2 LSB offset error over –40°C to 125°C - suitable for automotive and industrial closed-loop control. |
| Low-power shutdown modes | Sleep mode draws only 10 µA (10 µW at 3 V), reducing system standby power without sacrificing wake-up latency (<2 ms VREF settling). |
| Internal 2.5 V reference | Factory-trimmed bandgap with ±15 ppm/°C tempco and 600 µV/V line regulation - eliminates external reference component while maintaining 73.5 dB SINAD. |
| MSOP-10 package | 3 mm × 3 mm footprint with exposed thermal pad - supports high-density layout in space-constrained portable and automotive ECUs. |
Applications
| Motor Phase Current Sensing | Isolated Power Supply Monitoring |
|---|---|
|
Use Scenario: Real-time sampling of three-phase motor currents using shunt resistors and isolated amplifiers in EV traction inverters. IC Role / Device Role / Timing Role: High-speed 14-bit ADC capturing synchronized current waveforms at 2.8 Msps to enable field-oriented control (FOC) algorithms. Use Value: 39 ns acquisition time and 80 dB CMRR suppress switching noise from IGBTs, ensuring accurate current reconstruction under PWM commutation. |
Use Scenario: Monitoring DC bus voltage and output ripple in uninterruptible power supplies (UPS) with wide temperature variation. IC Role / Device Role / Timing Role: Precision unipolar ADC converting 0–2.5 V scaled feedback signals with guaranteed specs over –40°C to 125°C. Use Value: Internal 2.5 V reference and ±0.5 LSB INL ensure stable voltage regulation accuracy across thermal cycling without calibration drift. |
| Communications Baseband Sampling | Industrial Data Acquisition Front-End |
|
Use Scenario: Digitizing intermediate frequency (IF) signals in software-defined radio (SDR) receivers operating below Nyquist limit. IC Role / Device Role / Timing Role: Low-noise 14-bit SAR ADC providing 73.5 dB SINAD at 100 kHz for baseband channelization and demodulation. Use Value: 50 MHz full-power bandwidth and low 0.3 ps aperture jitter preserve signal integrity for QAM-64 and OFDM symbol recovery. |
Use Scenario: Multi-channel sensor aggregation in programmable logic controllers (PLCs), where compact size and thermal robustness are critical. IC Role / Device Role / Timing Role: Standalone ADC interfaced to microcontroller via 3-wire SPI-compatible serial interface with minimal GPIO usage. Use Value: MSOP-10 package and 3V single supply simplify board design; Sleep mode reduces average power in duty-cycled sensor polling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed SAR ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8860IDRCT | 16-bit, 1 Msps, SPI interface, 2.5 V reference, –40°C to 85°C | Higher resolution but lower speed and narrower temperature range; lacks Sleep mode power gating | Select when absolute DC accuracy > speed; not suitable for 125°C environments or >1.4 MHz signal content |
| MAX11198ETE+ | 14-bit, 2 Msps, internal reference, 2.7–3.6 V supply, –40°C to 125°C | Lower sampling rate (2 vs 2.8 Msps), higher typical IDD (6.5 mA), no Nap mode | Use where 2 Msps suffices and MAXIM's pinout/layout compatibility simplifies redesign; verify CMRR meets 80 dB requirement |
Compared with LTC1403AHMSE#PBF, ADS8860IDRCT trades 1.8 Msps speed and Sleep mode for 2 extra bits and simpler digital interface, while MAX11198ETE+ matches temperature grade and resolution but sacrifices 0.8 Msps throughput and advanced power management.
Availability
LTC1403AHMSE#PBF is available at Aetrix Electronics and suitable for motor control, power supply monitoring, and communications baseband sampling requiring stable component supply across extended temperature ranges.
Supply support for LTC1403AHMSE#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1403A family was designed by Linear Technology (acquired by ADI in 2017) specifically for high-speed, low-power, thermally robust data acquisition in portable and automotive systems demanding 14-bit accuracy at 2.8 Msps.
FAQ
What is the guaranteed operating temperature range for LTC1403AHMSE#PBF?
The LTC1403AHMSE#PBF is specified for continuous operation from –40°C to 125°C, with all key parameters-including 14-bit resolution, ±0.5 LSB integral linearity, and 2.8 Msps sampling rate-guaranteed across this full range. This makes LTC1403AHMSE#PBF suitable for under-hood automotive and industrial control applications where ambient temperatures exceed standard commercial grades.
Does LTC1403AHMSE#PBF require an external reference, or can it operate with its internal reference?
LTC1403AHMSE#PBF includes a factory-trimmed 2.5 V internal bandgap reference that is fully functional and specified for all performance metrics. It can be overdriven by an external reference between 2.55 V and VDD if higher accuracy or different input span is needed. No external reference is required for standard 0 V to 2.5 V differential input operation.
How does the Sleep mode of LTC1403AHMSE#PBF reduce power, and how quickly does it resume conversion?
LTC1403AHMSE#PBF enters Sleep mode after four or more CONV pulses with SCK held static, reducing supply current to 10 µA (10 µW at 3 V). Upon wake-up (first SCK pulse), the internal 2.5 V reference settles in 2 ms, after which full-speed conversion resumes. This enables ultra-low-power duty-cycled sensing without sacrificing responsiveness.
What is the meaning of "differential input range" for LTC1403AHMSE#PBF, and how does it differ from common-mode range?
For LTC1403AHMSE#PBF, the differential input range is 0 V to 2.5 V-the voltage difference between AIN+ and AIN– that maps to full-scale digital output. The common-mode range is 0 V to VDD-the absolute voltage each input may assume independently while maintaining valid operation. Both ranges are simultaneously supported, enabling true differential acquisition without level-shifting circuitry.
Can LTC1403AHMSE#PBF interface directly with a microcontroller's SPI port?
Yes, LTC1403AHMSE#PBF uses a 3-wire serial interface (CONV, SCK, SDO) compatible with standard SPI timing conventions. It outputs 14-bit data on SCK rising edges during 16 clock cycles following CONV↑, with no CS pin required. Microcontroller GPIOs can emulate the protocol, and many ARM Cortex-M devices support it natively via hardware SPI with minor configuration adjustments.
LTC1403AHMSE#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 2.8M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 125°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1403AHMSE#PBF FAQ
1.How can I place an order for LTC1403AHMSE#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1403AHMSE#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1403AHMSE#PBF reliable?
The price and inventory of LTC1403AHMSE#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1403AHMSE#PBF is usually 5 days.
3.What payment methods are accepted for LTC1403AHMSE#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1403AHMSE#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1403AHMSE#PBF?
LTC1403AHMSE#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1403AHMSE#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1403AHMSE#PBF?
For technical support, including LTC1403AHMSE#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1403AHMSE#PBF requirements.
6.How does Aetrix verify that LTC1403AHMSE#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1403AHMSE#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1403AHMSE#PBF meets industry standards.
7.What is the process for return or replacement of LTC1403AHMSE#PBF?
All LTC1403AHMSE#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1403AHMSE#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1403AHMSE#PBF part is unused and in its original packaging.
Return procedure for LTC1403AHMSE#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1403AHMSE#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

