Analog Devices Inc. LTC1403AIMSE-1#PBF
- Part No.:
- LTC1403AIMSE-1#PBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC1403AIMSE-1#PBF.pdf
- Description:
- IC ADC 14BIT SAR 10MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:183
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1403AIMSE-1#PBF from Analog Devices (formerly Linear Technology) is a 14-bit, 2.8 Msps serial analog-to-digital converter with differential inputs, 3V single-supply operation, ±1.25V bipolar input range, and integrated 2.5V bandgap reference. It delivers 73.5 dB SINAD at 100 kHz and supports high-speed portable data acquisition in motor control and communications systems.
For engineers reviewing the LTC1403AIMSE-1#PBF datasheet, LTC1403AIMSE-1#PBF pinout, LTC1403AIMSE-1#PBF application, or LTC1403AIMSE-1#PBF equivalent, key selection criteria include sampling rate vs. power trade-offs (2.8 Msps / 4.7 mA active), differential CMRR (80 dB @ 1 MHz), sleep-mode power (2 µA), and MSOP-10 package compatibility with space-constrained PCB layouts.
Technical Context
The LTC1403AIMSE-1#PBF implements a fully differential sample-and-hold front-end with aperture jitter of 0.3 ps and acquisition time of 39 ns, enabling accurate digitization of fast-changing signals. Its internal timing logic synchronizes conversion start (CONV↑) with 16-cycle serial output via SCK, supporting full 2.8 Msps throughput when using a 50.4 MHz clock with two extra acquisition cycles between conversions.
It features dual shutdown modes: Nap mode draws 1.1 mA (3 mW), while Sleep mode consumes only 2 µA (10 µW). The device uses 2's complement serial output on SDO and accepts TTL/3V CMOS-level digital inputs, ensuring interoperability with standard microcontrollers and FPGAs without level-shifting.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit with no missing codes - guarantees monotonic transfer function for precision measurement applications. |
| Sampling Rate | 2.8 Msps maximum - enables real-time capture of signals up to 1.4 MHz (Nyquist-limited) in high-speed control loops. |
| SINAD | 73.5 dB at 100 kHz - corresponds to ~12.2 ENOB, suitable for medium-fidelity instrumentation and motor phase current sensing. |
| Power (Active) | 4.7 mA @ 3V (14 mW) - allows battery-powered operation in portable test equipment with thermal budget under 100 mW. |
| Input Range | ±1.25V differential - supports AC-coupled sensor interfaces without external biasing, compatible with single-supply op amps. |
| CMRR | 80 dB @ 1 MHz - rejects ground-loop noise and common-mode interference in noisy industrial environments. |
| Shutdown Power | 2 µA in Sleep mode - extends battery life during idle periods in intermittent-sampling systems like condition monitoring nodes. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE), exposed pad (Pin 11) must be soldered to PCB ground plane for thermal and electrical performance. Pin pitch: 0.5 mm.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+ | Noninverting analog input | Differential input node; accepts voltage swing from GND to VDD with ±1.25V differential range relative to AIN–. |
| AIN– | Inverting analog input | Differential input node; common-mode voltage must stay within 0–VDD; defines polarity of output code (2's complement). |
| VREF | Internal 2.5V reference output | Bypassed with 10µF capacitor; can be overdriven by external 2.55V–VDD reference for improved accuracy or scaling. |
| GND (Pins 4,5,6,11) | Analog/digital ground | All ground pins and exposed pad must connect directly to solid analog ground plane to minimize noise coupling and ensure CMRR. |
| VDD | 3V supply input | Single supply for entire IC; requires local 10µF + 0.1µF ceramic bypassing near Pins 6/7 to suppress switching noise. |
| SDO | Three-state serial data output | Outputs 14-bit 2's complement result of previous conversion; high-impedance when SCK inactive or CONV low. |
| SCK | Serial clock input | Drives conversion sequencing and data output; accepts TTL/3V CMOS levels; rising edge clocks data out. |
| CONV | Convert start input | Rising edge initiates sampling; multiple pulses (2 or ≥4) with SCK held static enter Nap/Sleep modes respectively. |
Key Features
| Feature | Design Value |
|---|---|
| Differential input architecture | Enables rejection of common-mode noise up to 80 dB at 1 MHz, eliminating need for external instrumentation amplifiers in noisy environments. |
| Low-power shutdown modes | Reduces system power by >99.9% in Sleep mode (2 µA), critical for energy harvesting and battery-operated edge sensors. |
| Integrated 2.5V reference | Factory-trimmed bandgap reference with ±15 ppm/°C tempco eliminates external reference IC and saves board space. |
| Small 10-lead MSOP package | 0.5 mm pitch, 3 mm × 3 mm footprint supports high-density layouts in compact modules like motor drive gate drivers and portable DAQ units. |
| 3-wire serial interface | Minimizes GPIO usage on host MCU/FPGA; SDO tri-states automatically during idle, simplifying bus sharing with other peripherals. |
Applications
| Motor Phase Current Sensing | Portable Oscilloscope Front-End |
|---|---|
Use Scenario: Real-time sampling of shunt-based current waveforms in 3-phase BLDC motor drives operating at 20–50 kHz PWM frequencies. IC Role / Device Role / Timing Role: High-speed ADC capturing differential voltage across precision shunts; synchronized to PWM edges via CONV trigger. Use Value: 2.8 Msps rate resolves harmonic content up to 1.4 MHz, enabling closed-loop field-oriented control with <1 µs latency. | Use Scenario: Digitizing analog signals in handheld oscilloscopes with 10–20 MHz bandwidth requirements and battery life targets >4 hours. IC Role / Device Role / Timing Role: Primary sampling ADC interfaced to FPGA for decimation and display processing; powered from 3.3V LDO. Use Value: 14-bit resolution and 73.5 dB SINAD deliver >12-bit effective precision at 100 kHz, meeting mid-range scope ENOB specs. |
| Uninterruptible Power Supply Monitoring | Multiplexed Sensor Data Acquisition |
Use Scenario: Simultaneous monitoring of AC line voltage, battery voltage, and load current in UPS systems requiring isolation and noise immunity. IC Role / Device Role / Timing Role: Isolated ADC channel digitizing differential signals from isolated amplifiers; operates in Nap mode between samples. Use Value: 80 dB CMRR rejects switching noise from DC-DC converters, ensuring accurate RMS calculation under transient loads. | Use Scenario: Time-division multiplexing of 4–8 analog sensor channels (temperature, pressure, vibration) in industrial IoT gateways. IC Role / Device Role / Timing Role: Shared ADC with external analog multiplexer; CONV triggered per channel; SDO read via SPI-compatible interface. Use Value: Low 39 ns acquisition time allows full 2.8 Msps throughput even with multiplexer settling delay, maximizing channel scan rate. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-power ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8326IDRCT | 16-bit, 1 Msps SAR ADC; 2.7–5.5V supply; no integrated reference; SPI interface. | Higher resolution but lower speed; requires external reference and driver amp; larger 10-pin VSON package. | Choose for DC-precision applications where 1 Msps suffices and 16-bit linearity is mandatory. |
| MAX1190ECM+T | 14-bit, 2.5 Msps pipeline ADC; 3V supply; internal reference; parallel/serial output options. | Similar speed/resolution but uses parallel interface (14-bit bus); higher power (25 mW); 20-pin TSSOP package. | Choose when host processor has parallel interface bandwidth and layout space permits larger package. |
Compared with ADS8326IDRCT and MAX1190ECM+T, the LTC1403AIMSE-1#PBF offers the best balance of speed (2.8 Msps), ultra-low sleep power (2 µA), and minimal footprint (MSOP-10), making it optimal for portable, battery-sensitive, space-constrained designs requiring 14-bit fidelity.
Availability
LTC1403AIMSE-1#PBF is available at Aetrix Electronics and suitable for motor control systems, portable test equipment, uninterruptible power supplies, and multiplexed sensor data acquisition requiring stable component supply and guaranteed long-term sourcing.
Supply support for LTC1403AIMSE-1#PBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing semiconductors, formed through the acquisition of Linear Technology in 2017.
The LTC1403AIMSE-1#PBF belongs to ADI's legacy Linear Technology precision data acquisition product line, designed specifically for high-speed, low-power, space-constrained applications in industrial automation, medical instrumentation, and portable electronics.
FAQ
What is the operating temperature range for the LTC1403AIMSE-1#PBF?
The LTC1403AIMSE-1#PBF is rated for –40°C to +85°C industrial temperature operation, as confirmed by its "I" grade marking and ordering information table specifying "–40°C to 85°C" for part numbers with "I" suffix (e.g., LTC1403IMSE-1#PBF and LTC1403AIMSE-1#PBF). This ensures reliable performance in demanding environments such as motor drives and outdoor industrial controllers.
Does the LTC1403AIMSE-1#PBF require an external reference voltage?
No, the LTC1403AIMSE-1#PBF includes an integrated, factory-trimmed 2.5V bandgap reference accessible at Pin 3 (VREF), which supports the standard ±1.25V differential input range. However, VREF can be overdriven with an external reference between 2.55V and VDD to improve accuracy or scale the input range - the internal reference remains disabled when external voltage exceeds its class-A pull-up level.
How does the LTC1403AIMSE-1#PBF enter Sleep mode?
The LTC1403AIMSE-1#PBF enters Sleep mode when four or more CONV pulses are applied while the SCK pin is held in a fixed high or low state. This triggers the lowest-power shutdown state (2 µA), verified in the POWER REQUIREMENTS table under "Sleep Mode (LTC1403A-1)" and illustrated in the Nap/Sleep Mode Waveforms timing diagram (TD02).
What is the significance of the exposed pad (Pin 11) on the LTC1403AIMSE-1#PBF?
The exposed pad (Pin 11) on the LTC1403AIMSE-1#PBF is electrically and thermally connected to GND and must be soldered directly to the PCB's solid analog ground plane. Per the PIN CONFIGURATION section, this is mandatory for achieving specified thermal resistance (θJA = 40°C/W), maintaining 80 dB CMRR, and preventing ground bounce that would degrade dynamic performance.
Can the LTC1403AIMSE-1#PBF interface directly with a 3.3V microcontroller SPI port?
Yes, the LTC1403AIMSE-1#PBF supports direct connection to a 3.3V microcontroller SPI port: its digital inputs (CONV, SCK) accept TTL/3V CMOS logic levels (VIH = 2.4V min, VIL = 0.6V max), and its SDO output drives VOH ≥ 2.5V and VOL ≤ 0.1V under load - all compliant with standard 3.3V SPI signaling without level shifters.
LTC1403AIMSE-1#PBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tube
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 2.8M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1403AIMSE-1#PBF FAQ
1.How can I place an order for LTC1403AIMSE-1#PBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1403AIMSE-1#PBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1403AIMSE-1#PBF reliable?
The price and inventory of LTC1403AIMSE-1#PBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1403AIMSE-1#PBF is usually 5 days.
3.What payment methods are accepted for LTC1403AIMSE-1#PBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1403AIMSE-1#PBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1403AIMSE-1#PBF?
LTC1403AIMSE-1#PBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1403AIMSE-1#PBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1403AIMSE-1#PBF?
For technical support, including LTC1403AIMSE-1#PBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1403AIMSE-1#PBF requirements.
6.How does Aetrix verify that LTC1403AIMSE-1#PBF is sourced from the original manufacturer or authorized distributors?
All LTC1403AIMSE-1#PBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1403AIMSE-1#PBF meets industry standards.
7.What is the process for return or replacement of LTC1403AIMSE-1#PBF?
All LTC1403AIMSE-1#PBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1403AIMSE-1#PBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1403AIMSE-1#PBF part is unused and in its original packaging.
Return procedure for LTC1403AIMSE-1#PBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1403AIMSE-1#PBF Tags

-
ADC081C021CIMKX/NOPB
Texas Instruments

-
MCP3021A5T-E/OT
Microchip Technology

-
TLA2024IRUGR
Texas Instruments

-
MCP3221A5T-E/OT
Microchip Technology

-
MCP3221A5T-I/OT
Microchip Technology

-
MCP3221A4T-E/OT
Microchip Technology

-
MCP3221A6T-E/OT
Microchip Technology

-
MCP3221A0T-E/OT
Microchip Technology

-
MCP3221A1T-E/OT
Microchip Technology

-
ADC121S021CIMFX/NOPB
Texas Instruments

-
MCP3001-I/MS
Microchip Technology

-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

