My Inquiry
My Account
Analog Devices Inc. LTC1403AIMSE#TRPBF
- Part No.:
- LTC1403AIMSE#TRPBF
- Manufacturer:
- Analog Devices Inc.
- Category:
- Analog to Digital Converters (ADC)
- Package:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Datasheet:
-
LTC1403AIMSE#TRPBF.pdf
- Description:
- IC ADC 14BIT SAR 10MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,355
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
LTC1403AIMSE#TRPBF from Analog Devices (formerly Linear Technology) is a 14-bit, 2.8 Msps serial analog-to-digital converter with differential inputs, 3V single-supply operation, 80 dB common-mode rejection, and Sleep mode consuming only 10 µW. It features an internal 2.5 V bandgap reference, 3-wire serial interface, and is packaged in a 10-lead MSOP for high-speed portable data acquisition systems.
For engineers reviewing the LTC1403AIMSE#TRPBF datasheet, LTC1403AIMSE#TRPBF pinout, LTC1403AIMSE#TRPBF application, or LTC1403AIMSE#TRPBF equivalent, key selection criteria include guaranteed –40°C to +85°C operation, 14-bit resolution with ±0.5 LSB integral linearity, 70.5 dB SINAD at 100 kHz, and compatibility with standard 3-wire SPI-like timing without external clock dividers.
Technical Context
The LTC1403AIMSE#TRPBF implements a fully differential sample-and-hold architecture with aperture jitter of just 0.3 ps and acquisition time of 39 ns, enabling accurate sampling of fast-changing signals up to 50 MHz full-power bandwidth. Its internal 2.5 V reference is factory-trimmed to ±15 ppm/°C tempco and supports overdrive with external references from 2.55 V to VDD.
Conversion is initiated on the rising edge of CONV; 14-bit output data appears on SDO over 16 SCK cycles, with the 16th SCK edge defining the start of acquisition for the next sample. Nap (3 mW) and Sleep (10 µA) shutdown modes are controlled via pulse-counting on CONV while holding SCK static.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Resolution | 14-bit (no missing codes); delivers 16384 discrete levels with 153 µV LSB step using internal 2.5 V reference. |
| Sampling Rate | 2.8 Msps maximum; achieves full throughput with 50.4 MHz SCK and 2-cycle inter-conversion gap. |
| Supply Voltage | 2.7 V to 3.6 V single supply; operates at 3 V nominal with 4.7 mA active current (14 mW power). |
| Input Range | 0 V to 2.5 V differential unipolar input; common-mode range extends from GND to VDD. |
| Dynamic Performance | 70.5 dB SINAD at 100 kHz input; –90 dB THD and –90 dB SFDR at same frequency. |
| Temperature Range | –40°C to +85°C industrial grade; specified across full range for all DC and AC parameters. |
| Common-Mode Rejection | 80 dB minimum at 1 MHz; maintains >60 dB up to 100 MHz for ground-loop and noise suppression. |
Pinout & Package
Package: 10-lead plastic MSOP (MSE), 3 mm × 3 mm × 0.85 mm body, exposed pad (Pin 11) soldered to PCB ground plane for thermal and electrical integrity.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| AIN+ | Noninverting analog input | Differential input node; accepts 0 V to VDD common-mode voltage and +0 V to +2.5 V swing relative to AIN–. |
| AIN– | Inverting analog input | Differential input node; accepts 0 V to VDD common-mode voltage and –2.5 V to 0 V swing relative to AIN+. |
| VREF | Internal 2.5 V reference output | Must be bypassed with ≥10 µF capacitor to GND; can be overdriven by external 2.55 V–VDD reference. |
| GND (Pins 4, 5, 6, 11) | Analog/digital ground and thermal pad | All four pins and exposed pad must connect directly to solid analog ground plane; carries analog and digital return currents. |
| VDD | 3 V positive supply | Single power rail for entire device; requires local 10 µF + 0.1 µF ceramic bypassing close to Pin 7. |
| SDO | Three-state serial data output | Outputs 14-bit conversion result from previous cycle on rising SCK edges; Hi-Z when SCK inactive. |
| SCK | Serial clock input | TTL/3 V CMOS-compatible; controls data shift-out timing and wakes device from Sleep/Nap modes. |
| CONV | Convert start input | Rising-edge-triggered; initiates sample-and-hold hold mode and conversion; pulse count determines shutdown state. |
Key Features
| Feature | Design Value |
|---|---|
| Differential input architecture | Enables rejection of ground loops and common-mode noise up to 100 MHz without external instrumentation amplifiers. |
| Ultra-low Sleep power | 10 µW (10 µA at 3 V) shutdown reduces system standby consumption in battery-powered DAQ and sensor nodes. |
| On-chip 2.5 V reference | Factory-trimmed ±15 ppm/°C tempco and 600 µV/V line regulation eliminates need for external precision reference. |
| 3-wire serial interface | Compatible with standard microcontroller SPI peripherals using CONV as frame sync; no additional control lines required. |
| MSOP-10 package | 10-lead 3 mm × 3 mm footprint enables compact, high-density PCB layouts for portable and space-constrained instrumentation. |
Applications
| Portable Data Loggers | Motor Phase Current Monitoring |
|---|---|
|
Use Scenario: Battery-powered environmental sensor nodes acquiring temperature, pressure, and vibration waveforms at up to 2.8 Msps for edge FFT analysis. IC Role / Device Role / Timing Role: High-speed ADC capturing synchronized differential analog inputs with minimal power overhead during sleep intervals between bursts. Use Value: 14-bit resolution and 70.5 dB SINAD preserve signal fidelity for spectral analysis; Sleep mode extends battery life beyond 6 months on coin-cell power. |
Use Scenario: Real-time monitoring of three-phase motor winding currents in industrial inverters using shunt-based sensing. IC Role / Device Role / Timing Role: Differential ADC rejecting PWM switching noise and ground bounce while sampling current feedback at precise commutation intervals. Use Value: 80 dB CMRR suppresses 20 kHz–100 kHz common-mode noise from IGBT switching; 39 ns acquisition time supports 20 kHz control loop bandwidths. |
| Uninterruptible Power Supplies | Communications Baseband Receivers |
|
Use Scenario: Input/output voltage and current monitoring in online UPS systems during grid failure and battery switchover events. IC Role / Device Role / Timing Role: Precision ADC digitizing isolated analog signals from Hall-effect sensors and resistive dividers under wide temperature and load transients. Use Value: Guaranteed –40°C to +85°C operation ensures reliability in unconditioned server rooms; internal reference stability avoids calibration drift over time. |
Use Scenario: Digitizing baseband I/Q signals in software-defined radio front-ends prior to FPGA-based demodulation. IC Role / Device Role / Timing Role: High-SFDR ADC preserving dynamic range for multi-tone LTE/WiFi signals with adjacent-channel interference. Use Value: –90 dB SFDR at 1.4 MHz enables clean capture of 20 MHz LTE channels; 50 MHz full-power bandwidth supports wideband IF sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-speed, low-power ADC applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| ADS8326IDRCT | 16-bit, 1 Msps SAR ADC; 2.7 V–5.5 V supply; no integrated reference; SPI-compatible but requires external REF. | Better DC accuracy (±1 LSB INL), lower speed; suited for precision DC-coupled measurement, not high-frequency AC capture. | Select when absolute linearity and offset stability outweigh sampling rate needs; verify external reference design and layout. |
| MAX1190ETE+ | 14-bit, 2.5 Msps; 2.7 V–3.6 V supply; internal 2.048 V reference; 80 dB CMRR; TQFN-16 package. | Lower power (3.5 mW active), slightly slower; lacks Sleep mode; different pinout and serial protocol framing. | Choose for cost-sensitive, space-tolerant designs where Sleep mode is noncritical and 2.5 Msps suffices. |
Compared with ADS8326IDRCT and MAX1190ETE+, the LTC1403AIMSE#TRPBF uniquely combines 2.8 Msps speed, 14-bit resolution, 10 µW Sleep mode, and integrated 2.5 V reference in a 10-pin MSOP-enabling compact, battery-efficient high-speed acquisition where timing-critical wake-up and minimal external components are essential.
Availability
LTC1403AIMSE#TRPBF is available at Aetrix Electronics and suitable for portable data loggers, motor phase current monitoring, uninterruptible power supplies, communications baseband receivers, and multiphase motor control requiring stable component supply across industrial temperature ranges.
Supply support for LTC1403AIMSE#TRPBF includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Analog Devices, Inc. (ADI) is a global leader in high-performance analog, mixed-signal, and digital signal processing technologies, serving industrial, automotive, communications, and healthcare markets.
The LTC1403 series belongs to ADI's legacy Linear Technology precision data conversion portfolio, designed specifically for high-speed, low-power, single-supply portable instrumentation and real-time control systems demanding robust differential input performance.
FAQ
What is the guaranteed operating temperature range for the LTC1403AIMSE#TRPBF?
The LTC1403AIMSE#TRPBF is rated for industrial operation from –40°C to +85°C, with all DC and AC specifications-including integral linearity, SINAD, and CMRR-guaranteed across this full range. This distinguishes it from the commercial-grade LTC1403CMSE#TRPBF (0°C to 70°C) and automotive-grade variants.
Does the LTC1403AIMSE#TRPBF require an external reference, or does it have an internal one?
The LTC1403AIMSE#TRPBF includes a factory-trimmed 2.5 V internal bandgap reference accessible at Pin 3 (VREF). It is stable with ≥10 µF bypass capacitance and supports overdrive with external references from 2.55 V to VDD-so no external reference is required unless higher precision or different voltage scaling is needed.
How does the Sleep mode function on the LTC1403AIMSE#TRPBF, and what is its power consumption?
Sleep mode on the LTC1403AIMSE#TRPBF is activated by applying four or more CONV pulses while holding SCK static (high or low). In Sleep mode, the LTC1403AIMSE#TRPBF draws just 10 µA from a 3 V supply-equating to 10 µW total power-while retaining register state and enabling wake-up in <2 ms after the first SCK edge.
What is the differential input voltage range and common-mode range of the LTC1403AIMSE#TRPBF?
The LTC1403AIMSE#TRPBF accepts a differential input voltage range of 0 V to 2.5 V (unipolar), meaning AIN+ – AIN– must stay within that span. Its common-mode range is 0 V to VDD (up to 3.6 V), allowing both inputs to swing independently from ground to supply voltage-as long as their difference remains within the 0 V–2.5 V window.
Can the LTC1403AIMSE#TRPBF interface directly with standard microcontroller SPI peripherals?
Yes-the LTC1403AIMSE#TRPBF uses a 3-wire serial interface (SCK, SDO, CONV) compatible with most microcontroller SPI hardware. CONV serves as frame synchronization instead of CS/SS; SDO is three-state and driven only during the 16 SCK cycles following CONV↑, eliminating bus contention without external logic.
LTC1403AIMSE#TRPBF Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Analog Devices Inc.
- Series:
- -
- Package/Case:
- 10-TFSOP, 10-MSOP (0.118", 3.00mm Width) Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Number of Bits:
- 14
- Sampling Rate (Per Second):
- 2.8M
- Number of Inputs:
- 1
- Input Type:
- Differential, Single Ended
- Data Interface:
- SPI
- Configuration:
- S/H-ADC
- Ratio - S/H:ADC:
- 1:1
- Number of A/D Converters:
- 1
- Architecture:
- SAR
- Reference Type:
- External, Internal
- Voltage - Supply, Analog:
- 2.7V ~ 3.6V
- Voltage - Supply, Digital:
- 2.7V ~ 3.6V
- Features:
- -
- Operating Temperature:
- -40°C ~ 85°C
- Supplier Device Package:
- 10-MSOP-EP
- Mounting Type:
- Surface Mount
- Grade:
- -
- Qualification:
- -
LTC1403AIMSE#TRPBF FAQ
1.How can I place an order for LTC1403AIMSE#TRPBF through Aetrix?
Please submit a Request for Quotation (RFQ) for LTC1403AIMSE#TRPBF on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for LTC1403AIMSE#TRPBF reliable?
The price and inventory of LTC1403AIMSE#TRPBF are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for LTC1403AIMSE#TRPBF is usually 5 days.
3.What payment methods are accepted for LTC1403AIMSE#TRPBF?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for LTC1403AIMSE#TRPBF transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for LTC1403AIMSE#TRPBF?
LTC1403AIMSE#TRPBF orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your LTC1403AIMSE#TRPBF order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for LTC1403AIMSE#TRPBF?
For technical support, including LTC1403AIMSE#TRPBF datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your LTC1403AIMSE#TRPBF requirements.
6.How does Aetrix verify that LTC1403AIMSE#TRPBF is sourced from the original manufacturer or authorized distributors?
All LTC1403AIMSE#TRPBF products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that LTC1403AIMSE#TRPBF meets industry standards.
7.What is the process for return or replacement of LTC1403AIMSE#TRPBF?
All LTC1403AIMSE#TRPBF units undergo pre-shipment inspection (PSI). If there is an issue with LTC1403AIMSE#TRPBF, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The LTC1403AIMSE#TRPBF part is unused and in its original packaging.
Return procedure for LTC1403AIMSE#TRPBF:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
LTC1403AIMSE#TRPBF Tags
-
ADC081C021CIMKX/NOPB
Texas Instruments
-
MCP3021A5T-E/OT
Microchip Technology
-
TLA2024IRUGR
Texas Instruments
-
MCP3221A5T-E/OT
Microchip Technology
-
MCP3221A5T-I/OT
Microchip Technology
-
MCP3221A4T-E/OT
Microchip Technology
-
MCP3221A6T-E/OT
Microchip Technology
-
MCP3221A0T-E/OT
Microchip Technology
-
MCP3221A1T-E/OT
Microchip Technology
-
ADC121S021CIMFX/NOPB
Texas Instruments
-
MCP3001-I/MS
Microchip Technology
-
MCP3001-I/SN
Microchip Technology
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…
